Skip to main content

Abstract

The key to energy-efficient circuit implementation, much like architecture and system design, is to focus on energy consumption throughout the entire process, rather than addressing it only as the design nears completion. There are a number of simple rules that will yield an energy-efficient circuit implementations that will be described in this Chapter. Also, if a set of simple rules are followed most CMOS circuits can be made to be robust against the voltage variations of DVS which will also be presented. To demonstrate these principles the design of several complex blocks such as the arithmetic and memory circuits will be described in detail. Because of the importance of bus transceivers, a discussion of an ultra-low energy design will also be given.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

eBook
USD 16.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. T. Burd, Low-Power CMOS Library Design Methodology, M.S. Thesis, University of California, Berkeley, Document No. UCB/ERL M94/89, 1994.

    Google Scholar 

  2. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, Addison Wesley, Reading, MA, 1993.

    Google Scholar 

  3. D. Sylvester and K. Keutzer, “Getting to the bottom of deep submicron”, Proceedings of the International Conference on CAD, 1998, pp. 203–211.

    Google Scholar 

  4. R. Ho, K. Mai, M. Horowitz, “Scaling Implications for CAD”, Proceedings of the IEEE International Conference for Computer-Aided Design, Nov. 1999.

    Google Scholar 

  5. A. Burstein, Speech Recognition for Portable Multimedia Terminals, Ph.D. Thesis, University of California, Berkeley, Document No. UCB/ERL M97/ 14, 1997.

    Google Scholar 

  6. A. Stratakos, High-Efficiency, Low-Voltage DC-DC Conversion for Portable Applications,Ph.D. Thesis, University of California, Berkeley, 1998.

    Google Scholar 

  7. P. Gray, R. Meyer, Analysis and Design of Analog Integrated Circuits, Wiley, New York, 1993.

    Google Scholar 

  8. S. Kawashima, et. al., “A Charge-Transfer Amplifier and an Encoded-Bus Architecture for Low-Power SRAM’s”, IEEE Journal of Solid State Circuits, Vol. 33, No. 5, May 1998, pp. 793–9.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Springer Science+Business Media New York

About this chapter

Cite this chapter

Burd, T.D., Brodersen, R.W. (2002). Circuit Design Methodology. In: Energy Efficient Microprocessor Design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-0875-5_4

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-0875-5_4

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-5282-2

  • Online ISBN: 978-1-4615-0875-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics