Abstract
So what is up with these new hardware verification languages? Can’t I just stick with Verilog or VHDL, my trusty HDLs? What do the HVLs bring to the table?
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer Science+Business Media New York
About this chapter
Cite this chapter
James, P. (2004). Shotgun Verification. In: Verification Plans. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-0473-3_2
Download citation
DOI: https://doi.org/10.1007/978-1-4615-0473-3_2
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-5094-1
Online ISBN: 978-1-4615-0473-3
eBook Packages: Springer Book Archive