Skip to main content

Non-Technical Issues in SOC Design

  • Chapter
  • 220 Accesses

Abstract

It is not just technical challenges that confront designers of complex SoC devices. There are many organizational and management challenges as well. In this chapter we discuss structural, organizational, communications and other non-technical challenges and issues that SoC designers must face. These include the fundamental concepts of interfaces: between design groups, between hardware and software, between system designers and implementers, and between design and manufacturing. We conclude with a detailed discussion of foundry interfaces.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Henry Chang, Larry Cooke, Merrill Hunt, Grant Martin, Andrew McNelly and Lee Todd, Surviving the SoC Revolution: A Guide to Platform-Based Design, Kluwer Academic Publishers, November 1999.

    Google Scholar 

  2. The Virtual Socket Interface Alliance (VSIA) technical documents and specifications represent a compendium of thinking and negotiation on the data required to reuse IP. The documents are available through URL: http://www.vsi.org/library/specs/summary.htm/.

    Google Scholar 

  3. William J. Daily, and Brian Towles, “Route Packets, not Wires: On-Chip Interconnect Networks”, Proceedings of the Design Automation Conference (DAC) 2001, pp. 684–689.

    Google Scholar 

  4. W. Stoye, N.Richards, D. Greaves, and J. Green, “Using VTOC for Large SoC Concurrent Engineering: A Real-World Case Study”, Proceedings of DesignCon 2003. (Example of the challenge of coherency between RTL and C models).

    Google Scholar 

  5. Michael Keating, and Pierre Bricaud, Reuse methodology Manual for System-on-a-Chip Designs, 3rd edition, Kluwer Academic Publishers, June 2002. Available at ftp://cva.stanford.edu/pub/publications/onchipdac01.pdf/.

    Google Scholar 

  6. Mark Lavin, and Lars Liebmann, “CAD Computation for Manufacturability: Can We Save VLSI Technology from Itself?”, Proceedings of ICCAD 200, pp.424–431. (An excellent overview of issues at the design/manufacturing interface).

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer Science+Business Media New York

About this chapter

Cite this chapter

Wilson, R. (2003). Non-Technical Issues in SOC Design. In: Martin, G., Chang, H. (eds) Winning the SoC Revolution. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-0369-9_3

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-0369-9_3

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-5042-2

  • Online ISBN: 978-1-4615-0369-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics