Abstract
SoC design incorporates the complete panoply of complex IC and embedded software design issues, including their relationships to other design tasks such as chip packaging and printed circuit board design. How one sets up one’s design methodology becomes one of the most critical factors for success. This chapter presents an overview of the breadth and scope of the design steps required for the design of an SoC. It begins with a discussion of platform based design as one of the overarching approaches to “winning” with SoCs. It then describes the basic steps- system design, embedded software design, functional verification, hardware IC design, and analog/mixed-signal in SoCs. This is followed by a discussion of some of the often forgotten other components- the infrastructure required, the interfaces between the design teams, and the “meta methods” or design management related tasks. This chapter also sets the stage for the remainder of the book often referring to later chapters for “real” design experiences and more detailed discussions.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
H. Chang, L. Cooke, M. Hunt, G. Martin, A. McNelly, and L. Todd. Surviving the SOC Revolution: A Guide to Platform-Based Design, Kluwer Academic Publishers, Boston, 1999.
G. Martin, “Productivity in VC Reuse: Linking SOC Platforms to Abstract Systems Design Methodology”, Proceedings of Forum on Design Languages: Virtual Components Design and Reuse, (Lyon, August–Sept. 1999), p. 313. Also found in Chapter 3 of: R. Seepold and N. M. Madrid, editors, Virtual Component Design and Reuse, Kluwer Academic Publishers, Dordrecht, 2001.
Martin, G. and B. Salefski, “Methodology and Technology for Design of Communications and Multimedia Products via System-Level IP Integration”, Design Automation and Test in Europe (DATE) 1998 Designer Track, Paris, March 1998, pp. 11–18.
F. Balarin, M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, C. Passerone, A. Sangiovanni-Vincentelli, E. Sentovich, K. Suzuki, and B. Tabbara, Hardware-Software Co-Design of Embedded Systems: The POLIS Approach, Kluwer Academic Publishers, Dordrecht, The Netherlands, 1997.
F. Schirrmeister and G. Martin, “Platform-Based Design Helps meld EDA with Convergence Demands”, Wireless Systems Design, p. 21, May 2000.
G. Martin, and C. Lennard, “Improving Embedded SW Design and Integration for SOCs”, Custom Integrated Circuits Conference, Orlando, May 2000, p. 101.
H. Chang, et. al, Surviving the SOC Revolution, page 210.
K. Keutzer, S. Malik, A. R. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli, “System-Level Design: Orthogonalization of Concerns and Platform-Based Design”, IEEE Transactions on CAD of ICs and Systems, 19, 12, 1523, December 2000.
G. Martin, L. Lavagno, and J. Louis-Guerin, “Embedded UML: a merger of Real-time UML and co-design”, CODES 2001, Copenhagen, April 2001, p. 23.
P. Rashinkar, P. Paterson, and L. Singh, System-on-a-Chip Verification: Methodology and Techniques, Kluwer Academic Publishers, Boston, 2000.
Janick Bergeron, Writing Testbenches, 3rd. Edition, Kluwer Academic Publishers, 2003.
L. Lev, R. Razdan, C. Tice, “It’s About Time-Charting a Course for Unified Verification,” EE Design, Jan. 28, 2003. URL: http://www.eedesign.com/features/exclusive/OEG20030127S0055
F. Carbognani, C. Lennard, N. Ip, A. Cochrane, and P. Bates, “Qualifying Precision of Abstract SystemC Models Using the SystemC Verification Standard,” DATE 2003 Designer’s Forum, Munich, March 2003.
Grant Martin, Henry Chang, “System-on-Chip Design: A Tutorial,” 4th International Conference On ASIC Proceedings, October 2001, pp. 12–17.
“Analog/Mixed-Signal VSI Extension Specification,” Virtual Socket Interface Alliance, November 1999, web site: URL http://www.vsi.org/.
H. Chang, E. Charbon, U. Choudhury, A. Demir, E. Felt, E. Liu, E. Malavasi, A. Sangiovanni-Vincentelli and I. Vassiliou, A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits, Kluwer Academic Press, Boston, 1997.
C. Lennard, C. and E. Granata, “The Meta-Methods: Managing Design Risk during IP Selection and Integration”, The Intellectual Property System on Chip Conference, (Edinburgh, November 1999), p. 285.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer Science+Business Media New York
About this chapter
Cite this chapter
Chang, H. (2003). SOC Design Methodologies. In: Martin, G., Chang, H. (eds) Winning the SoC Revolution. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-0369-9_2
Download citation
DOI: https://doi.org/10.1007/978-1-4615-0369-9_2
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-5042-2
Online ISBN: 978-1-4615-0369-9
eBook Packages: Springer Book Archive