An Efficient Microcode-Compiler for Custom DSP-Processors
In this paper, a microcode compiler for custom DSP-processors is presented. This tool is part of the CATHEDRAL II silicon compiler. Two optimization problems in the microcode compilation process are highlighted: microprogram scheduling and memory allocation. Algorithms to solve them, partly based on heuristics, are presented. Our compiler successfully handles repetitive programs, and is able to decide on hardware binding. In most practical examples, optimal solutions are found. Whenever possible, indications of the complexity are given.
Unable to display preview. Download preview PDF.
- A.V. Aho, J.D. Ullman, “Principles of compiler design”, Addison-Wesley, Reading, 1977.Google Scholar
- H. De Man et al., “CATHEDRAL II: a synthesis and module generation system for multiprocessor systems on a chip”, Proc. NATO-ASIon log. synth. and silicon compilation for VLSI-design, L’Aquila, July 1986.Google Scholar
-  H. De Man et al., “CATHEDRAL II: a silicon compiler for digital signal processing”, IEEE Design and Test, pp. 13–25, Dec. 1986.Google Scholar
- G. Goossens et al., “An efficient microcode-compiler for custom multiprocessor DSP-systems”, Technical report ESPRIT97/IMEC/3.87/D/d(4)/1, available from IMEC vzw, Leuven, March 1987.Google Scholar
- G. Goossens, “Techniques for automated hardware assignment”, Technical report ES-PRIT97/IMEC/9.87/D/d(4)/1, available from IMEC vzw, Leuven, Sept. 1987.Google Scholar
-  C.J. Tseng, D.P. Siewiorek, “Automated synthesis of data paths in digital systems”, IEEE Trans. CAD, pp. 379–395, July 1986.Google Scholar
- J. Vanhoof et al., “A knowledge-based CAD system for synthesis of multi-processor digital signal processing chips”, Proc. VLSI’87, Vancouver, Aug. 1987.Google Scholar
- J. Zeman, G.S. Moschytz, “Systematic design and programming of signal processors, using project management techniques”, IEEE Trans. ASSP, pp. 1536–1549, Dec. 1983.Google Scholar