Skip to main content

Analog Circuit Synthesis for Performance in OASYS

  • Chapter
  • 637 Accesses

Abstract

This paper describes mechanisms needed to meet aggressive performance demands in a hierarchically-structured analog circuit synthesis tool. Experiences with adding a high-speed comparator design style to the OASYS synthesis tool are discussed. It is argued that design iteration — the process of making a heuristic design choice, following it through to possible failure, then diagnosing the failure and modifying the overall plan of attack for the synthesis —is essential to meet stringent performance demands. Examples of high-speed comparators automatically synthesized by OASYS are presented. Designs competitive in quality with manual expert designs, e.g., with response time of 6 ns and input drive of 1 mV, can be synthesized in under 5 seconds on a workstation.1

This research was supported in part by the Semiconductor Research Corporation, by the National Science Foundation, under grants MIP-8657369 and ENG-8451496, and by a grant from Texas Instruments.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   259.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   329.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   329.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Garrod, D. J., R. A. Rutenbar. and L. R. Carley (1988). “Automatic Layout of Custom Analog Cells in ANAGRAM,” Proc. IEEEICCAD.

    Google Scholar 

  2. Harjani, R., R. A. Rutenbar, and L. R. Carley (1987). “A Prototype Framework for Knowledge-Based Analog Circuit Synthesis,” Proc. ACM/IEEE Design Automation Conf.

    Google Scholar 

  3. Harjani, R., R. A. Rutenbar, and L. R. Carley (1988). “Analog Circuit Synthesis & Exploration in OASYS,” Proc. IEEEICCD.

    Google Scholar 

  4. Carley, L. R., and R. A. Rutenbar (1988). “Analog IC Design,” IEEE Spectrum, Vol. 25, No. 8.

    Google Scholar 

  5. Degrauwe, M. G. R., et al. (1987). “JDAC: An Interactive Design Tool for Analog CMOS Circuits,” IEEEJSSC,Vol. SC-22, No. 6.

    Google Scholar 

  6. Bowman, R. J., and D. J. Lane (1985). “A Knowledge-Based Approach to Analog IC Design,” IEEEICCD.

    Google Scholar 

  7. Koh, H. Y, C. H. Sequin, and P. R. Gray (1987). “Automatic Synthesis of Operational Amplifiers Based on Analytic Circuit Models,” Proc. IEEEICCAD.

    Google Scholar 

  8. Sheu, B. J., A. H. Fung, and Y-N. Lai (1988). “A Knowledge-Based Approach to Analog IC Design,” IEEE Trans. Circuits and Systems, Vol. 35, No. 2.

    Google Scholar 

  9. Harjani, R. (1988). OASYS: A Framework for Analog Circuit Synthesis, PhD dissertation, Elec. & Comp. Engin., Carnegie Mellon, in preparation.

    Google Scholar 

  10. Gregorian, R., and G. C. Temes (1986). Analog MOS Integrated Circuits for Signal Pro-cessing, John Wiley & Sons.

    Google Scholar 

  11. Wegmann, G., E. A. Vittoz, and F. Rahali (1987). “Charge Injection in Analog MOS Switches,” IEEEJSSC, Vol. SC-22, No. 6.

    Google Scholar 

  12. Berkcan, E., M. D’Abreu and W. Laughton (1988). “Analog Compilation Based on Successive Decomposition,” Proc. ACM/IEEE Design Automation Conf.

    Google Scholar 

  13. Yee, Y. S., L. M. Teman, and L. G. Heller (1978). “A 1 mV MOS Comparator,” IEEEJSSC, Vol. SC-13, No. 3.

    Google Scholar 

  14. Allstot, D. J. (1982). “A Precision Variable-Supply CMOS Comparator,” IEEEJSSC, Vol. SC-17,No.6.

    Google Scholar 

  15. Ng, W. T., and C. A. T. Salama (1986). “High-Speed High-Resolution CMOS Voltage Comparator,” Electronics Letters, Vol. 22, No. 6.

    Google Scholar 

  16. Koch, R., et al. (1986). “A 12-bit Sigma-Delta Analog-to-Digital Converter with a 15-MHz Clock Rate,” IEEEJSSC, Vol. SC-21, No. 6.

    Google Scholar 

  17. McCarroll, B. J., C. G. Sodini, and H.-S. Lee (1988). “A High-Speed CMOS Comparator for Use in an ADC,” IEEEJSSC, Vol. SC-23, No. 1.

    Google Scholar 

  18. Barton, P. R. (1986). “A Synthesis Program for CMOS Successive Approximation A/D and D/A Converters,” Tech. report T86033, Semiconductor Research Corp., Feb. 1986.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer Science+Business Media New York

About this chapter

Cite this chapter

Harjani, R., Rutenbar, R.A., Carley, L.R. (2003). Analog Circuit Synthesis for Performance in OASYS. In: Kuehlmann, A. (eds) The Best of ICCAD. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-0292-0_26

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-0292-0_26

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-5007-1

  • Online ISBN: 978-1-4615-0292-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics