Abstract
SPECS2 is a prototype implementation of a new timing simulation and modeling methodology. SPECS2 (Simulation Program for Electronic Circuits and Systems 2) is a tree/link based, event-driven, timing simulator. A modeling technique, which is predicated on the conservation of charge and energy, is employed to produce table models for device evaluation. The tables may be constructed to model devices at any desired level of detail. Thus, SPECS2 is a variable accuracy simulator. Grossly differing accuracy requirements may be specified for different runs and also mixed over different parts of the same circuit. SPECS2 implements a novel oscillation detection and suppression scheme that prevents algorithmic oscillation, while leaving real circuit results undistorted. SPECS2 takes advantage of the tree/link formulation of the circuit equations to provide a formal and general approach to timing simulation. It encounters no special problems with floating capacitors or transmission gates. Further, SPECS2 provides the framework for a generalized macromodeling and simulation capability.
This work was supported by the CMU CAD Center Industrial Affiliates and the Semiconductor Research Corporation.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
B. R. Chawla, H. K. Gummel, and P. Kozak, “MOTIS - An MOS timing simulator,” IEEE Transactions on Circuits and Systems, vol. CAS-22, pp. 901–910, December 1975.
C.-F. Chen, C.-Y. Lo, H. N. Nham, and P. Subramaniam, “The second generation MOTIS mixed-mode simulator,” Proc. 1984 Design Automation Conference, pp. 10–16, 1984.
D. Tsao and C.-F. Chen, “A “fast timing” simulator for digital MOS circuits,” IEEE International Conference on Computer-Aided Design, pp. 185–187, November 1985.
A. J. de Geus, “SPECS: simulation program for electronic circuits and systems,” Proc. International Symposium on Circuits and Systems, pp. 534–537, May 1984.
Y H. Kim, J. E. Kleckner, R. A. Saleh, and A. R. Newton, “Electrical-logic simulation,” IEEE International Conference on Computer-Aided Design, pp. 7–10, November 1984.
L. M. Vidigal, S. R. Nassif, and S. W. Director, “CINNAMON: coupled integration and nodal analysis of MOS networks,” Proc. 1986 Design Automation Conference, pp. 179–185, June 1986.
G. Ruan and J. Vlach, “Current limited switch-level timing simulator for MOS logic networks,” Proc. IEEE International Conference on Computer Design, pp. 597–601, 1985.
C. Visweswariah, “SPECS2: a timing simulator,” Tech. Rep. CMUCAD-86–24, Carnegie Mellon University, October 1986.
C. DellaTorre, “Table look-up device modeling for timing simulation,” Tech. Rep. MUCAD-86–25, Carnegie Mellon University, October 1986.
R. Sedgewick, Algorithms. Addison-Wesley Publishing Company, 1983.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer Science+Business Media New York
About this chapter
Cite this chapter
Visweswariah, C., Rohrer, R.A. (2003). SPECS2: An Integrated Circuit Timing Simulator. In: Kuehlmann, A. (eds) The Best of ICCAD. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-0292-0_24
Download citation
DOI: https://doi.org/10.1007/978-1-4615-0292-0_24
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-5007-1
Online ISBN: 978-1-4615-0292-0
eBook Packages: Springer Book Archive