Abstract
Since the first experimental evidence for the existence of the memristor in nature, a large number of memristor mathematical models have been proposed in the literature. Among them the generalized Boundary Condition Memristor model sticks out for the adaptability of the dynamics at the boundaries and for the tunability of the nonvolatile behavior. The first part of the paper describes in some detail the PSpice implementation of the generalized Boundary Condition Memristor model. Such PSpice emulator constitutes a reliable tool for computer-aided design of memristor-based circuits. As a conclusion to the first part, the use of the emulator demonstrates the ability of the memristor to capture the Hebbian learning rule, which governs the rate of change of synaptic strength in biological neural networks. The second part of the paper is devoted to the presentation of a novel class of purely passive memristor circuits. Each element from the class is composed of the cascade between a static nonlinear two-port and a linear dynamic one-port and employs solely standard electrical components from Circuit Theory. The state equations of the proposed circuits fall into the class of memristor systems.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
- 1.
In the following memristive systems are referred to as memristor systems, whereas the term ideal memristor is used for systems described by (13.1).
- 2.
For the sake of brevity the explicit time dependency is dropped where it is not strictly necessary.
- 3.
Note that by defining a time evolution rule for the threshold voltages, it was recently demonstrated [15] that an adaptable threshold voltage-based version of the memristor model from [6] may explain the Suppression Principle [16] of the Spike-Timing-Dependent-Plasticity (STDP) Rule [6], which may occur in the case of triplet spikes.
- 4.
Throughout the paper, unless stated otherwise and without loss of generality, we assume that the doped layer is spatially located to the left of the un-doped layer along the horizontal extension of the nano-film [12], and in this case we assign a value of + 1 to the memristor polarity coefficient η (see (13.6)).
References
L.O. Chua, Memristor: the missing circuit element. IEEE Trans. Circuit Theory 18(5), 507–519 (1971)
L.O. Chua, S.M. Kang, Memristive devices and systems. Proc. IEEE 64(2), 209–223 (1976)
D.B. Strukov, G.S. Snider, D.R. Stewart, R.S. Williams, The missing memristor found. Nature 453, 80–83 (2008)
P.O. Vontobel, W. Robinett, P.J. Kuekes, D.R. Stewart, J. Straznicky, R.S. Williams, Writing to and reading from a nano-scale crossbar memory based on memristors. Nanotechnology 20(42), 425204(1)-(21) (2009)
Y.V. Pershin, M. Di Ventra, Practical approach to programmable analog circuits with memristors. IEEE Trans. Circuits Syst. I 57(8), 1857–1864 (2010)
C. Zamarre\(\tilde{n}\) o-Ramos, L.A. Camu\(\tilde{n}\) as-Mesa, J.A. P\(\acute{e}\) rez-Carrasco, T. Masquelier, T. Serrano-Gotarredona, B. Linares-Barranco, On spike-timing-dependent-plasticity, memristive devices, and building a self-learning visual cortex. Frontiers in Neuromorphic Engineering. Front. Neurosci. 5(26), 1–22 (2011)
G.S. Borghetti, P.J. Snider, J.J. Kuekes, D.R. Yang, R.S. Stewart, R.S. Williams, Memristive switches enable stateful logic operations via material implication. Nat. Lett. 464(7290), 873–876 (2010)
Q. Xia, W. Robinett, M.W. Cumbie, N. Banerjee, T.J. Cardinali, J.J. Yang, W. Wu, X. Li, W.M. Tong, D.B. Strukov, G.S. Snider, G. Medeiros-Ribeiro, R.S. Williams, Memristor-CMOS hybrid integrated circuits for reconfigurable logic. Nano Lett. 9(10), 3640–3645 (2009)
Y.N. Joglekar, S.T. Wolf, The elusive memristive element: properties of basic electrical circuits. Eur. J. Phys. 30, 661–675 (2009)
Z. Biolek, D. Biolek, V. Biolkov\(\acute{a}\), Spice model of memristor with nonlinear dopant drift. Radioengineering 18(2), 210–214 (2009)
S. Shin, K. Kim, S.O. Kang, Compact models for memristors based on charge-flux constitutive relationships. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(4), 590–598 (2010)
F. Corinto, A. Ascoli, A boundary condition-based approach to the modeling of memristor nanostructures. IEEE Trans. Circuits Syst. I 59(11), 2713–2726 (2012)
M.D. Pickett, D.B. Strukov, J.L. Borghetti, J.J. Yang, G.S. Snider, D.R. Stewart, R.S. Williams, Switching dynamics in titanium dioxide memristive devices. J. Appl. Phys. 106(7), 074508(1)-(6) (2009)
S. Kvatinski, E.G. Friedman, A. Kolodny, U.C. Weiser, TEAM: threshold adaptive memristor model. IEEE Trans. Circuits Syst. I 60(1), 211–221 (2013)
W. Cai, R. Tetzlaff, Advanced memristive model of synapses with adaptive thresholds. Proceedings of IEEE International Workshop on Cellular Nanoscale Networks and Their Applications, Turin, 29–31 August 2012
R.C. Froemke, Y. Dan, Spike-timing-dependent synaptic modification induced by natural spike trains. Nature 416(6879), 433–438 (2002)
T. Oka, N. Nagaosa, Interfaces of correlated electron systems: proposed mechanism for colossal electroresistance. Phys. Rev. Lett. 95(26), 64031–64034 (2005)
A. Beck, J.G. Bednorz, Ch. Gerber, C. Rossel, D. Widmer, Reproducible switching effect in thin oxide films for memory applications. Appl. Phys. Lett. 77(1), 140 (2000)
E. Linn, R. Rosezin, C. K\(\ddot{u}\) geler, R. Waser, Complementary resistive switches for passive nanocrossbar memories. Nat. Mater. 9, 403–406 (2010)
L.O. Chua, Resistance switching memories are memristors. Appl. Phys. A 102(4), 765–783 (2011)
A. Ascoli, F. Corinto, R. Tetzlaff, Generalized Boundary Condition Memristor Model. IEEE Trans. Circuits Syst. I, under revision (2013)
Cadence Design Systems, in OrCad PSpice User’s Guide, OrCAD, Inc., USA. Available online as PSpice.pdf, 1998, http://www.electronics-lab.com/downloads/schematic/013/
D.O. Hebb, The Organization of Behavior: A Neuropsychological Theory (Wiley, New York, 1949)
T. Prodromakis, B.P. Peh, C. Papavassiliou, C. Toumazou, A versatile memristor model with nonlinear dopant kinetics. IEEE Trans. Electron Devices 58(9), 3099–3105 (2011)
S. Benderli, T.A. Wey, On Spice macromodelling of TiO 2 memristors. Electron. Lett. 45(7), 377–379 (2009)
\(\acute{A}\). R\(\acute{a}\) k, G. Cserey, Macromodeling of the Memristor in SPICE. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(4), 632–636 (2010)
O. Kavehei, A. Iqbal, Y.S. Kim, K. Eshraghian, S.F. Al-Sarawi, D. Abbott, The fourth element: Characteristics, modelling, and electromagnetic theory of the memristor. Proc. Roy. Soc. A, Math. Phys. Eng. Sci. 466(2120), 2175–2202 (2010)
T. Hee Kim, E.Y. Jang, N.J. Lee, D.J. Choi, K.-J. Lee, J.-T. Jang, J.-S. Choi, S.H. Moon, J. Cheon, Nanoparticle assemblies as memristors. Nano Lett. 9(6), 2229–2233 (2009)
E. Lehtonen, M. Laiho, CNN using memristors for neighborhood connections. IEEE International Workshop on Cellular Nanoscale Networks and their Applications, pp. 1–4, Berkeley, CA, 3–5 February 2010
J.J. Yang, M.D. Pickett, X. Li, D.A.A. Ohlberg, D.R. Stewart, R.S. Williams, Memristive switching mechanism for metal/oxide/metal nanodevices. Nat. Nanotechnol. 3(7), 429–433 (2008)
L.O. Chua, L. Yang, Cellular neural networks: theory. IEEE Trans. Circuits Syst. 35(10), 1257–1272 (1988)
T. Roska, L.O. Chua, The CNN universal machine: an analogic array computer. IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process. 40(3), 163–173 (1993)
E. Lehtonen, J. Poikonen, M. Laiho, W. Lu, Time-dependence of the threshold voltage in memristive devices. IEEE International Symposium on Circuits and Systems, pp. 2245–2248, Rio de Janeiro, 15–18 May 2011
M.Pd. Sah, C. Yang, H. Kim, L.O. Chua, A voltage-mode memristor bridge synaptic circuit with memristor emulators. Sensors 12(3), 3587–3604 (2012)
D. Strukov, R.S. Williams, Exponential ionic drift: Fast switching and low volatility of thin-film memristors. Appl. Phys. A Mater. Sci. Process. 94(3), 515–519 (2009)
J.G. Simmons, Generalized formula for the electric tunnel effect between similar electrodes separated by a thin insulating film. J. Appl. Phys. 34(6), 1793–1803 (1963)
H. Abdalla, M.D. Pickett, Spice modeling of memristors. IEEE International Symposium on Circuits and Systems, pp. 1832–1835, Rio de Janeiro, 15–18 May 2011
Y.V. Pershin, M. Di Ventra, Spice model of memristive devices with threshold. Available online at arXiv, 2012, http://lanl.arxiv.org/abs/1204.2600v4
Y.V. Pershin, S. La Fontaine, M. Di Ventra, Memristive model of amoeba learning. Phys. Rev. E 80(2), 021926(1)–021926(6) (2009)
B. Linares-Barranco, T. Serrano-Gotarredona, Memristance can explain spike-time-dependent-plasticity in neural synapses. Available on-line at Nature Precedings, http://hdl.handle.net/10101/npre.2009.3010.1
G.E. Pazienza, J. Albo-Canals, Teaching memristors to EE undergraduate students. IEEE Circuits Syst. Mag. 11(4), 36–44 (2011)
K. Eshraghian, O. Kavehei, K.-R. Cho, J.M. Chappell, A. Iqbal, S.F. Al-Sarawi, D. Abbott, Memristive device fundamentals and modeling: Applications to circuits and systems simulation. Proc. IEEE 100(6), 1991–2007 (2012)
A. Ascoli, F. Corinto, V. Senger, R. Tetzlaff, Memristor model comparison. IEEE Circuits Syst. Mag. 13(2), 89–105 (2013)
A. Ascoli, R. Tetzlaff, F. Corinto, M. Gilli, PSpice switch-based versatile memristor model. Proceedings of International Symposium on Circuits and Systems, Beijing, 19–23 May (2013)
D. Batas, H. Fiedler, A memristor SPICE implementation and a new approach for magnetic flux-controlled memristor modeling. IEEE Trans. Nanotechnol. 10(2), 250–255 (2011)
F. Corinto, A. Ascoli, Memristive diode bridge with LCR filter. Electron. Lett. 48(14), 824–825 (2012)
M. Abramowitz, I.A. Stegun, Handbook of Mathematical Functions, with Formulas, Graphs and Mathematical Tables (Dover Publications, Inc., New York, 1972)
B.R. Hunt, R.L. Lipsman, J.M. Rosenberg, K.R. Coombes, J.E. Osborn, G.J. Stuck, A Guide to MATLAB: For Beginners and Experienced Users (Cambridge University Press, New York, 2006)
D. Biolek, Z. Biolek, V. Biolkova, Pinched hysteretic loops of ideal memristors, memcapacitors and meminductors must be self-crossing. Electron. Lett. 47(25), 1385–1387 (2011)
F. Corinto, A. Ascoli, The simplest class of passive Memristor Emulators. submitted to IEEE Trans. Circuits Syst. I, (2013)
L.O. Chua, The fourth element. Proc. IEEE 100(6), 1920–1927 (2012)
Y.V. Pershin, M. Di Ventra, Memory effects in complex materials and nanoscale systems. Adv. Phys. 60(2), 145–227 (2011)
F. Corinto, S.-M. Kang, A. Ascoli, Memristor based neural circuits. International Symposium on Circuits and Systems, Beijing, 19–23 May 2013
Acknowledgments
This work was partially supported by the CRT Foundation, under the project no. 2012.1121 and by the Ministry of Foreign Affairs “Con il contributo del Ministero degli Affari Esteri, Direzione Generale per la Promozione del Sistema Paese.”
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer Science+Business Media New York
About this chapter
Cite this chapter
Ascoli, A., Corinto, F., Gilli, M., Tetzlaff, R. (2014). Memristor for Neuromorphic Applications: Models and Circuit Implementations. In: Tetzlaff, R. (eds) Memristors and Memristive Systems. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-9068-5_13
Download citation
DOI: https://doi.org/10.1007/978-1-4614-9068-5_13
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-9067-8
Online ISBN: 978-1-4614-9068-5
eBook Packages: EngineeringEngineering (R0)