Conventional Architecture of Turbo Decoder

  • Cheng-Chi Wong
  • Hsie-Chia Chang
Chapter

Abstract

When digital circuits and storage elements are exploited to perform the theoretical algorithm, we should pay attention to how the cycle-based process and resource limitation affect the turbo decoding. During the implementation, the hardware cost is of top priority. Our targets are usually fast processing speed and great decoding performance at the least expense of hardware. Of course those techniques toward lower complexity in the previous chapter will be applied. The practical design contains several functional units for the major computations in the simplified algorithm; besides, it needs a few control units to handle the data flow for the sliding window method and the message propagation between two constituent codes. These internal devices will run a variety of arithmetic operations. Among all the operations, the multiplication and division should be avoided because their corresponding circuits take much longer execution time and much larger hardware resource. In this chapter, we introduce the major component circuits of a practical turbo decoder at first. Then we shift the focus to the conventional architecture of the SISO decoder as well as its processing schedule. Based on such a prototype, the design issues about replacing the floating-point data with fixed-point data are highlighted. It is possible that the loss of precision gives rise to performance degradation. On the other hand, the bit number for data expression, also called data width, dominates the hardware cost. Thus, the choice of adequate data width is dependent on both the required performance and acceptable overhead. The subsequent discussions address the potential overflow problem and show the effects of several solutions. At the end of the chapter, two modified SISO decoders that have advantages such as shorter latency or less hardware over the conventional one are presented.

Keywords

Expense 

References

  1. 32.
    R. Asghar, D. Wu, J. Eilert, and D. Liu, “Memory conflict analysis and implementation of a re-configurable interleaver architecture supporting unified parallel turbo decoding,” Journal of Signal Processing Systems, vol. 60, no. 1, pp. 15–29, Jul. 2010.CrossRefGoogle Scholar
  2. 33.
    A. J. Viterbi, “Error bounds for convolutional codes and asymptotically optimum decoding algorithm,” IEEE Trans. Inf. Theory, vol. IT-13, no. 2, pp. 260–269, Apr. 1967.CrossRefGoogle Scholar
  3. 34.
    J. H. Han, A. T. Erdogan, and T. Arslan, “High speed Max-Log-MAP turbo SISO decoder implementation using branch metric normalization,” in IEEE Computer Society Annual Symp. on VLSI, 2005, pp. 173–178.Google Scholar
  4. 35.
    I. Lee and J. L. Sonntag, “A new architecture for the fast Viterbi algorithm,” IEEE Trans. Commun., vol. 51, no. 10, pp. 1624–1628, Oct. 2003.CrossRefGoogle Scholar
  5. 36.
    H. Dawid and H. Meyr, “Real-time algorithms and VLSI architectures for soft output MAP convolutional decoding,” in Sixth IEEE Int. Symp. on Personal, Indoor and Mobile Radio Communications, Sep. 1996, pp. 193–197.Google Scholar
  6. 37.
    G. Jeong and D. Hsia, “Optimal quantization for soft-decision turbo decoder,” in IEEE Vehicular Tech. Conf., Sep. 1999, pp. 1620–1624.Google Scholar
  7. 38.
    A. P. Hekstra, “An alternative to metric rescaling in Viterbi decoders,” IEEE Trans. Commun., vol. 37, no. 11, pp. 1220–1222, Nov. 1989.MathSciNetCrossRefGoogle Scholar
  8. 41.
    Y. Wu, B. D. Woener, and T. K. Blankenship, “Data width requirements in SISO decoding with modulo normalization,” IEEE Trans. Commun., vol. 49, no. 11, pp. 1861–1868, Nov. 2001.CrossRefMATHGoogle Scholar
  9. 42.
    G. Masera, M. Mazza, G. Piccinini, F. Viglione et al., “Architectural strategies for low-power VLSI turbo decoders,” IEEE Trans. VLSI Syst., vol. 10, no. 3, pp. 279–285, Jun. 2002.CrossRefGoogle Scholar
  10. 43.
    S. Yoon and Y. Bar-Ness, “A parallel MAP algorithm for low latency turbo decoding,” IEEE Commun. Lett., vol. 6, no. 7, pp. 288–290, Jul. 2002.CrossRefGoogle Scholar
  11. 44.
    Z. He, P. Fortier, and S. Roy, “Highly-parallel decoding architecture for convolutional turbo codes,” IEEE Trans. VLSI Syst., vol. 14, no. 10, pp. 1147–1151, Oct. 2006.CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media New York 2014

Authors and Affiliations

  • Cheng-Chi Wong
    • 1
  • Hsie-Chia Chang
    • 1
  1. 1.Department of Electronics EngineeringNational Chiao-Tung UniversityHsinchuTaiwan

Personalised recommendations