Skip to main content

The AMBA SOC Platform

  • Chapter
  • First Online:
Correct-by-Construction Approaches for SoC Design

Abstract

ARM is one of the most widely used processor in modern SoCs such as mobile phones. This chapter presents the internals of typical SoCs from an ARM perspective. This includes the internals of the AMBA family of buses and associated IPs. We provide an in-depth description of the buses and associated timing. We then elaborate on how to formally represent a bus transaction using the well known concept of finite state machines (FSMs).

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

eBook
USD 16.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. ARM, AMBA Specification (Rev 3.0) (2007), http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.set.amba/index.html

  2. ARM, AMBA Specification (Rev 2.0) (1999), http://www.arm.com/products/solutions/AMBA_Spec.html

  3. P. Ateshian, D. Zulaica, ARM Synthesizable Design with Actel FPGAs: With Mixed-Signal SoC Applications (set 3), 1st edn. (McGraw-Hill Inc., New York, 2010)

    Google Scholar 

  4. A. Benveniste, P. Caspi, S.A. Edwards, N. Halbwachs, P. Le Guernic, R. de Simone, The synchronous languages 12 years later. Proc. IEEE 91(1), 64–83 (2003)

    Article  Google Scholar 

  5. D. Flynn, Amba: enabling reusable on-chip designs. Micro, IEEE 17(4), 20–27 (1997)

    Article  MathSciNet  Google Scholar 

  6. R. Hofmann, B. Drerup, Next generation coreconnect processor local bus architecture. In 15th Annual IEEE International ASIC/SOC Conference, 2002 (IEEE, Rochester, 2002), pp. 221–225

    Google Scholar 

  7. K. Huang, J. Lu, J. Pang, Y. Zheng, H. Li, D. Tong, X. Cheng, FPGA prototyping of an AMBA-based windows-compatible SoC. In Proceedings of the 18th Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays (ACM, New York, 2010), pp. 13–22

    Google Scholar 

  8. IDT, Idt peripheral bus. White Paper (IDT, Santa Clara, 2004)

    Google Scholar 

  9. W. Peterson, Design philosophy of the wishbone soc architecture. Silicore Corporation, 1999

    Google Scholar 

  10. Recommendation Z ITU-T, Z Recommendation. 120, Message Sequence Chart (MSC) (ITU-T, Geneva, 1996), p. 27

    Google Scholar 

  11. A. Sangiovanni-Vincentelli, Defining platform-based design. EEDesign of EETimes, 2002

    Google Scholar 

  12. W.-D. Weber, Enabling reuse via an IP core-centric communications protocol: Open core protocoltm. Proceedings of the IP, pp. 20–22, 2000

    Google Scholar 

  13. N. Xu, Z. Zhou, Avalon bus and an example of SOPC system. Semicond. Technol. 28(2), 17–20 (2003)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2014 Springer Science+Business Media New York

About this chapter

Cite this chapter

Sinha, R., Roop, P., Basu, S. (2014). The AMBA SOC Platform. In: Correct-by-Construction Approaches for SoC Design. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-7864-5_2

Download citation

  • DOI: https://doi.org/10.1007/978-1-4614-7864-5_2

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4614-7863-8

  • Online ISBN: 978-1-4614-7864-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics