Overview of Hardware and Software Architectures

  • Somnath Paul
  • Swarup Bhunia


Memories are typically associated with data storage in computer system. They either store data temporarily (for example by volatile memories such as SRAM, DRAM etc.) or permanently (for example by non-volatile memories such as Flash, magnetic disks etc.). In this chapter we first draw the outline how the embedded memory may be used for computing as well in a time-multiplexed hardware reconfigurable system. In particular, this chapter makes the following key contributions:
  • We propose a hardware architecture to utilize a dense 2-D memory array for the purpose of reconfigurable computing. The main idea is to map multiple multi-input multi-output LUTs to the embedded memory array at each compute block and evaluate them over multiple clock cycles. The proposed framework is therefore a spatio-temporal framework unlike the conventional hardware reconfigurable frameworks which are fully spatial. In the proposed hardware architecture, multiple computing elements communicate with each other over a time-multiplexed programmable interconnect.

  • Along with the hardware architecture we outline an effective software framework which maps an input application to the proposed hardware reconfigurable framework. The software flow outlined partitions the input application and maps it to multiple compute blocks, and finally places and routes the mapped design.

  • We describe the application domains of the proposed memory based computing model. We identify that the model can be applied to realize a stand-alone reconfigurable framework for mapping random logic as well as it can be used for hardware acceleration of algorithmic tasks.


Memory Array Computer-based Memory (MBC) Input Application Programmable Interconnect Software Flow 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    S.J.E. Wilton, “SMAP: Heterogeneous Technology Mapping for Area Reduction in FPGAs with Embedded Memory Arrays”, in Intl. Symp. on FPGAs, 1998Google Scholar
  2. 2.
    S. Das, A.P. Chandrakasan, A. Rahman, R. Reif, “Wiring requirement and three-dimensional integration technology for field programmable gate arrays”. IEEE Trans. Very Large Scale Integrat. Syst. 11(1), (2003)Google Scholar
  3. 3.
    J. Cong, S. Xu, “Technology Mapping for FPGAs with Embedded Memory Blocks”, in Intl. Symp. on FPGAs, 1998Google Scholar
  4. 4.
    J. Cong, S. Xu, “Performance-driven technology mapping for heterogeneous FPGAs”. IEEE Trans. Comput. Aided Des. Integrat. Circ. Syst. 19(11), 1268–1281 (2000)CrossRefGoogle Scholar
  5. 5.
    S. Trimberger, “Scheduling Designs into a Time-Multiplexed FPGA”, in Intl. Symp. on FPGAs, 1998Google Scholar
  6. 6.
    D. Jones, D.M. Lewis, “Time-Multiplexed FPGA Architecture for Logic Evaluation”, in Custom Integrated Circuits Conference, 1995Google Scholar
  7. 7.
    A. Dehon, “DPGA Utilization and Application”, in Intl. Symp. on FPGAs, 1996Google Scholar
  8. 8.
    G. Wu, J. Land, Y. Chang, “Generic ILP-based approaches for time-multiplexed FPGA partitioning”. IEEE Trans. Comput. Aided Des. Integrat. Circ. Syst. 20(10), 1266–1274 (2001)CrossRefGoogle Scholar
  9. 9.
    [Online], “Mosaic Developing power-efficient coarse-grained reconfigurable architectures and tools”.
  10. 10.
    H. Singh, M. Lee, G. Lu, F.J. Kurdahi, N. Bagherzadeh, E.M. Chaves Filho, “MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications”. IEEE Trans. Comput. 49(5), 465–481 (2000)CrossRefGoogle Scholar
  11. 11.
    S.C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R.R. Taylor, R. Laufer, “PipeRench: A Coprocessor for Streaming Multimedia Acceleration”, in Intl. Symp. on Computer Architecture, 1999Google Scholar
  12. 12.
    B.V. Essen, R. Panda, A. Wood, C. Ebeling, S. Hauck, “Energy-Efficient Specialization of Functional Units a Coarse-Grained Reconfigurable Array”, in Intl. Symp. on FPGAs, 2011Google Scholar

Copyright information

© Springer Science+Business Media New York 2014

Authors and Affiliations

  • Somnath Paul
    • 1
  • Swarup Bhunia
    • 2
  1. 1.Intel LabsHillsboroUSA
  2. 2.Department of EECSCase Western Reserve UniversityClevelandUSA

Personalised recommendations