Overview of Hardware and Software Architectures
- 742 Downloads
We propose a hardware architecture to utilize a dense 2-D memory array for the purpose of reconfigurable computing. The main idea is to map multiple multi-input multi-output LUTs to the embedded memory array at each compute block and evaluate them over multiple clock cycles. The proposed framework is therefore a spatio-temporal framework unlike the conventional hardware reconfigurable frameworks which are fully spatial. In the proposed hardware architecture, multiple computing elements communicate with each other over a time-multiplexed programmable interconnect.
Along with the hardware architecture we outline an effective software framework which maps an input application to the proposed hardware reconfigurable framework. The software flow outlined partitions the input application and maps it to multiple compute blocks, and finally places and routes the mapped design.
We describe the application domains of the proposed memory based computing model. We identify that the model can be applied to realize a stand-alone reconfigurable framework for mapping random logic as well as it can be used for hardware acceleration of algorithmic tasks.
KeywordsMemory Array Computer-based Memory (MBC) Input Application Programmable Interconnect Software Flow
- 1.S.J.E. Wilton, “SMAP: Heterogeneous Technology Mapping for Area Reduction in FPGAs with Embedded Memory Arrays”, in Intl. Symp. on FPGAs, 1998Google Scholar
- 2.S. Das, A.P. Chandrakasan, A. Rahman, R. Reif, “Wiring requirement and three-dimensional integration technology for field programmable gate arrays”. IEEE Trans. Very Large Scale Integrat. Syst. 11(1), (2003)Google Scholar
- 3.J. Cong, S. Xu, “Technology Mapping for FPGAs with Embedded Memory Blocks”, in Intl. Symp. on FPGAs, 1998Google Scholar
- 5.S. Trimberger, “Scheduling Designs into a Time-Multiplexed FPGA”, in Intl. Symp. on FPGAs, 1998Google Scholar
- 6.D. Jones, D.M. Lewis, “Time-Multiplexed FPGA Architecture for Logic Evaluation”, in Custom Integrated Circuits Conference, 1995Google Scholar
- 7.A. Dehon, “DPGA Utilization and Application”, in Intl. Symp. on FPGAs, 1996Google Scholar
- 9.[Online], “Mosaic Developing power-efficient coarse-grained reconfigurable architectures and tools”. http://www.cs.washington.edu/research/projects/lis/www/mosaic/
- 11.S.C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R.R. Taylor, R. Laufer, “PipeRench: A Coprocessor for Streaming Multimedia Acceleration”, in Intl. Symp. on Computer Architecture, 1999Google Scholar
- 12.B.V. Essen, R. Panda, A. Wood, C. Ebeling, S. Hauck, “Energy-Efficient Specialization of Functional Units a Coarse-Grained Reconfigurable Array”, in Intl. Symp. on FPGAs, 2011Google Scholar