Key Features of Memory-Based Computing

  • Somnath Paul
  • Swarup Bhunia


In this chapter, we highlight the key features of the memory-based computing (MBC) framework. We differentiate the proposed computing model from previously proposed in-memory computing architectures. We describe the application scenarios for which MBC is likely to offer benefit over conventional hardware and software programmable frameworks. Lastly we summarize the key features of the proposed MBC model.


Computer-based Memory (MBC) Conventional Hardware Multiple LUTs Reconfigurable Hardware Systems Memory Array 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    P.M. Kogge, T. Sunaga, H. Miyataka, K. Kitamura, E. Retter, “Combined DRAM and Logic Chip for Massively Parallel Systems”, in Conf. on Advanced Research VLSI, 1995Google Scholar
  2. 2.
    [Online], “Computational RAM”.
  3. 3.
    [Online], “The Berkeley Intelligent RAM (IRAM) Project”.
  4. 4.
    A. Dehon, “Reconfigurable Architectures for General-Purpose Computing”. Technical report, MIT, 1996Google Scholar
  5. 5.
    T. Sasao, S. Nagayama, J.T. Butler, “Numerical function generators using LUT cascades”. IEEE Trans. Comput. 56(6), 826–838 (2007)MathSciNetCrossRefGoogle Scholar
  6. 6.
    J. Cong, S. Xu, “Technology Mapping for FPGAs with Embedded Memory Blocks”, in Intl. Symp. on FPGAs, 1998Google Scholar
  7. 7.
    S.J.E. Wilton, “SMAP: Heterogeneous Technology Mapping for Area Reduction in FPGAs with Embedded Memory Arrays”, in Intl. Symp. on FPGAs, 1998Google Scholar
  8. 8.
    [Online], “Lookup table”.
  9. 9.
    S. Paul, S. Bhunia, “Dynamic transfer of computation to processor cache for yield and reliability improvement”. IEEE Trans. Very Large Scale Integrat. Syst., 1368–1379 (2011)Google Scholar
  10. 10.
    S. Paul, S. Chatterjee, S. Mukhopadhyay, S. Bhunia, “A Circuit-Software Co-design Approach for Improving EDP in Reconfigurable Frameworks”, in ICCAD, 2009Google Scholar
  11. 11.
    S. Paul, S. Chatterjee, S. Mukhopadhyay, S. Bhunia, “Nanoscale Reconfigurable Computing Using Non-Volatile 2-D STTRAM Array”, in Intl. Conf. on Nanotechnology, 2009Google Scholar
  12. 12.
    S. Paul, S. Bhunia, “Memory Based Computing: Reshaping the Fine-Grained Logic in a Reconfigurable Framework”, in Intl. Symposium on Field Programmable Gate Arrays, 2011Google Scholar
  13. 13.
    S. Paul, S. Bhunia, “A scalable memory-based reconfigurable computing framework for nanoscale crossbar”. IEEE Trans. Nanotechnology 9(2), 451–462 (2010)Google Scholar
  14. 14.
    S. Paul, S. Chatterjee, S. Mukhopadhyay, S. Bhunia, “Energy-efficient reconfigurable computing using a circuit-architecture-software co-design approach”. IEEE J. Emerg. Sel. Top. Circ. Syst. (JETCAS) Special Issue Adv. Des. Energy Efficient Circ. Syst., 369–380 (2011)Google Scholar

Copyright information

© Springer Science+Business Media New York 2014

Authors and Affiliations

  • Somnath Paul
    • 1
  • Swarup Bhunia
    • 2
  1. 1.Intel LabsHillsboroUSA
  2. 2.Department of EECSCase Western Reserve UniversityClevelandUSA

Personalised recommendations