Abstract
We have presented a novel hardware reconfigurable framework that utilizes two-dimensional memory array for reconfigurable computing. The idea proposed is to partition an application to multi-input multi-output LUTs and map them to dense memory arrays at each compute element of the framework. Each of these compute elements evaluates the LUTs over multiple clock cycles in a temporal manner and multiple compute elements combine to spatially map any large application.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer Science+Business Media New York
About this chapter
Cite this chapter
Paul, S., Bhunia, S. (2014). Summary. In: Computing with Memory for Energy-Efficient Robust Systems. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-7798-3_20
Download citation
DOI: https://doi.org/10.1007/978-1-4614-7798-3_20
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-7797-6
Online ISBN: 978-1-4614-7798-3
eBook Packages: EngineeringEngineering (R0)