Improvement in Energy-Efficiency with Off-Chip MAHA

  • Somnath Paul
  • Swarup Bhunia


This chapter first arrives at an optimal architecture for an off-chip MAHA framework based on SLC NAND Flash technology. The viability of mapping diverse applications to this framework is studied and the energy-efficiency of the mapped applications is compared against a baseline model, i.e. a software based execution with no acceleration. Next the efficiency of this off-chip accelerator with commercial FPGA and GPU based acceleration. Finally a details of an emulation setup which validates the functionality of the MAHA framework is presented. Both simulation and emulation results presented in this chapter confirm that an off-chip in-memory accelerator can reap considerable gains in energy-efficiency for data-intensive tasks.


Output Data Size Flash Array Area Overhead Ematical Framework Schedule Table 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    V. Mohan, S. Gurumurthi, M.R. Stan, “FlashPower: A Detailed Power Model for NAND Flash Memory”, in DATE, 2010Google Scholar
  2. 2.
    [Online]. “Micron 1Gb NAND Flash Data Sheet”.
  3. 3.
    “Simplescalar Toolset v3.0”
  4. 4.
  5. 5.
    “Netezza Data Warehouse Appliances”

Copyright information

© Springer Science+Business Media New York 2014

Authors and Affiliations

  • Somnath Paul
    • 1
  • Swarup Bhunia
    • 2
  1. 1.Intel LabsHillsboroUSA
  2. 2.Department of EECSCase Western Reserve UniversityClevelandUSA

Personalised recommendations