Abstract
Asynchronous FIFO (compared to synchronous FIFO) is a difficult proposition when it comes to writing assertions. The Read and the Write clocks are asynchronous which means the most important property to check for is data transfer from Write to Read clock. Other assertions are to check for fifo_full, fifo_empty, etc. conditions.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2014 Springer Science+Business Media New York
About this chapter
Cite this chapter
Mehta, A.B. (2014). Other Important Topics . In: SystemVerilog Assertions and Functional Coverage. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-7324-4_14
Download citation
DOI: https://doi.org/10.1007/978-1-4614-7324-4_14
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-7323-7
Online ISBN: 978-1-4614-7324-4
eBook Packages: EngineeringEngineering (R0)