Advertisement

Application Specific Instruction Set DSP Processors

Chapter

Abstract

In this chapter, application specific instruction set processors (ASIP) for DSP applications will be introduced and discussed for readers who want general information about ASIP technology. The introduction includes ASIP design flow, source code profiling, architecture exploration, assembly instruction set design, design of assembly language programming toolchain, firmware design, benchmarking, and microarchitecture design. Special challenges from designing multicore ASIP are discussed. Two examples, design for instruction set level acceleration of radio baseband, and design for instruction set level acceleration of image and video signal processing, are introduced.

Keywords

Clock Cycle Forward Error Correction Control Flow Graph Assembly Code Assembly Instruction 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    D. Liu, Embedded DSP Processor Design, Application Specific Instruction Set Processors, Elsevier 2008 ISBN 9780123741233Google Scholar
  2. 2.
    D. Liu, A Nilsson, D Wu, J Eilert, and E Tell, Bridging dream and reality: Programmable baseband processor for software-defined radio, IEEE Communication Magazine, pp 134–140, September 2009Google Scholar
  3. 3.
    Coresonic Inc., http://www.coresonic.com/
  4. 4.
    P. Karlstrom, D. Liu, NoGAP a Micro Architecture Construction Framework, SAMOS IX: International Symposium on Systems, Architectures, MOdeling and Simulation, July 2009.Google Scholar
  5. 5.
    David Salomon, Data Compression, The Complete Reference, 3rd Ed., Springer, ISBN: 9781846286025, 2006.Google Scholar
  6. 6.
    Berkeley Design Technology, Inc., http://www.bdti.com
  7. 7.
    Embedded Microprocessor Benchmarking Consortium, http://www.eembc.org
  8. 8.
    M. Hohenauer, H. Scharwaechter, K. Karuri, O. Wahlen, T. Kogel, R. Leupers, G. Ascheid, H. Meyr, G. Braun, Compiler-in-loop Architecture Exploration for Efficient Application Specific Embedded Processor Design, magazine, Design and Elektronik. WEKA, Verlag 2004.Google Scholar
  9. 9.
    D. Liu, et al, ePUMA, Embedded Parallel DSP Processor with Unique Memory Access, ICICS 2011, Singapore.Google Scholar
  10. 10.
    IBM, Cell Broadband Engine Programming Handbook, Version 1.11, May.2008.Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2013

Authors and Affiliations

  1. 1.Linköping UniversityLinköpingSweden

Personalised recommendations