\(4 \times 12\) Gb/s MIMO Crosstalk Cancellation and Signal Reutilization Receiver in 65 nm CMOS Process
The demand for higher throughput combined with the finite number of I/Os has increased the need for higher data rates per pin [1-6]. Unfortunately, this usually results in increased inter-symbol interference and crosstalk noise, demanding larger power consumption for signal amplification and equalization. Conventionally, crosstalk has been handled by board-level techniques i.e. maintaining sufficient distance between channels or shielding signal channels. Choosing differential I/Os instead of single-ended can reduce crosstalk but at the cost of doubling the number of I/O pads and increases power consumption.
This research was supported in part by the Semiconductor Research Corporation under grant #2008-HC-1836-090768 at the University of Minnesota.
- 1.A. Momtaz, M.M. Green, An 80mW 40Gb/s 7-Tap T/2-Spaced FFE in 65nm CMOS. IEEE ISSCC, 364–365 (Feb. 2009)Google Scholar
- 2.H. Wang, J. Lee, A 21-Gb/s 87-mW transceiver with FFE/DFE/Analog equalizer in 65-nm CMOS technology. IEEE JSSC, 909–920 (April 2010)Google Scholar
- 3.J. Lee, K.-C. Wu, A 20Gb/s full-rate linear CDR circuit with automatic frequency acquisition. IEEE ISSCC, 366–367 (Feb. 2009)Google Scholar
- 4.K.-C. Wu, J. Lee, A 2x25Gb/s deserializer with 2:5 DMUX for 100Gb/s ethernet applications. IEEE ISSCC, 374–375 (Feb. 2010)Google Scholar
- 5.S.A. Ibrahim, B. Razavi, A 20Gb/s 40mW equalizer in 90nm CMOS technology. IEEE ISSCC, 170–171 (Feb. 2010)Google Scholar
- 6.C.-F. Liao, S.-I. Liu, A 40Gb/s CMOS serial-link receiver with adaptive equalization and clock/data recovery. IEEE JSSC, 2492–2502 (Nov. 2008)Google Scholar
- 7.J.F. Buckwalter, A. Hajimiri, Cancellation of crosstalk-induced jitter. IEEE JSSC, 621–631 (Mar. 2006)Google Scholar
- 8.Hae-Kang Jung, Soo-Min Lee, Jae-Yoon Sim, Hong-June Park, A slew-rate controlled transmitter to compensate for the crosstalk-induced jitter of coupled microstrip lines. IEEE CICC (Sept. 2010)Google Scholar
- 9.J.-H. Bae, Y.-S. Sohn, S.-J. Bae, K.-I. Park, J.-S. Choi, Y.-H. Jun, J.-Y. Sim, H.-J. Park, A crosstalk-and-ISI equalizing receiver in 2-drop single-ended SSTL memory channel. IEEE CICC (Sept. 2010)Google Scholar
- 10.H.-K. Jung, K. Lee, J.-S. Kim, J.-J. Lee, J.-Y. Sim, H.-J. Park, A 4 Gb/s 3-bit parallel transmitter with the crosstalk-induced jitter compensation using TX data timing control. IEEE JSSC, 2891–2900 (Nov. 2009)Google Scholar
- 11.T. Oh, R. Harjani, A 6-Gb/s MIMO crosstalk cancellation scheme for high-speed I/Os. IEEE JSSC, 1843–1856 (Aug. 2011)Google Scholar
- 12.M. Honarvar, A. Emami-Neyestanak, A 15Gb/s 0.5mW/Gb/s 2-tap DFE receiver with far-end crosstalk cancellation. IEEE ISSCC, 446–447 (Feb. 2011)Google Scholar
- 13.S.-J. Bae, Y.-S. Sohn, T.-Y. Oh, A 40nm 2Gb 7Gb/s/pin GDDR5 SDRAM with a programmable DQ ordering crosstalk equalizer and adjustable clock-tracking BW. IEEE ISSCC, 498–499 (Feb. 2011)Google Scholar