Arbitration Logic

  • Giorgos Dimitrakopoulos
  • Anastasios Psarras
  • Ioannis Seitanidis


The kernel of each switch module of the router involves arbiter and multiplexer pairs that need to be carefully co-optimized in order to achieve an overall efficient implementation. Even if the design choices for the multiplexer are practically limited to one or two options, the design space for the arbiter is larger. The arbiter, apart from resolving any conflicting requests for the same resource, it should guarantee that this resource is allocated fairly to the contenders, granting first the input with the highest priority.


Relative Priority Priority Vector First Come First Serve Active Request Priority Matrix 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. Boucard P, Montperrus L (2009) Message switching system,us patent 7,639,704. URL
  2. Dally WJ, Towles B (2004) Principles and Practices of Interconnection Networks. Morgan KaufmannGoogle Scholar
  3. Dimitrakopoulos G (2010) Logic-level implementation of basic switch components. Designing Network On-Chip Architectures in the Nanoscale Era, Jose Flich and Davide Bertozzi, Eds., CRC PressGoogle Scholar
  4. Dimitrakopoulos G, Chrysos N, Galanopoulos C (2008) Fast arbiters for on-chip network switches. In: IEEE Intern. Conf. on Computer Design (ICCD), pp 664–670Google Scholar
  5. Dimitrakopoulos G, Kalligeros E, Galanopoulos K (2013) Merged switch allocation and traversal in network-on-chip switches. IEEE Transactions on Computers 62(10):2001–2012MathSciNetCrossRefGoogle Scholar
  6. Gupta P, McKeown N (1999) Design and implementation of a fast crossbar scheduler. IEEE Micro pp 20–28Google Scholar
  7. Satpathy S, Das R, Dreslinski RG, Mudge TN, Sylvester D, Blaauw D (2012) High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service. In: The 49th Design Automation Conference 2012, DAC ’12, pp 406–411Google Scholar
  8. Synopsys (2009) Arbiter with dynamic priority scheme. DesignWare Building Block IP URL
  9. Weste N, Harris D (2010) CMOS VLSI Design a Circuits and Systems Perspective. Addison Wesley (3rd Edition)Google Scholar

Copyright information

© Springer Science+Business Media New York 2015

Authors and Affiliations

  • Giorgos Dimitrakopoulos
    • 1
  • Anastasios Psarras
    • 1
  • Ioannis Seitanidis
    • 1
  1. 1.Electrical and Computer EngineeringDemocritus University of ThraceXanthiGreece

Personalised recommendations