Low Cost C-Testable Finite Field Multiplier Architectures



Design for Test (DFT) techniques attempt to improve access to the internal state of the crypto hardware either by improving control of internal nodes from the primary inputs or by improving observation capability of values on internal nodes at the primary outputs or both. Scan-based test is a powerful Design-For-Testability (DFT) technique.


Sequence Vector Test Vector Fault Coverage Automatic Test Pattern Generation EXOR Part 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    M.L. Bushnell, V.D. Agrawal, Essentials of Electronic Testing (Kluwer, New York, 2000)Google Scholar
  2. 2.
    H. Fujiwara, On closedness and test complexity of logic circuits. IEEE Trans. Comput 30(8), 556–562 (1981).MathSciNetCrossRefMATHGoogle Scholar
  3. 3.
    S.K. Gupta, D.K. Pradhan, A new framework for designing and analyzing bist techniques and zero aliasing compression. IEEE Trans. Comput. 40(6), 743–763 (1991)MathSciNetCrossRefGoogle Scholar
  4. 4.
    S.K. Gupta, M. Karpovsky, D.K. Pradhan, Aliasing probability for a multiple-input signature analyzer and a new compression technique. IEEE Trans. Comput. 39(6), 586–591 (1990)Google Scholar
  5. 5.
    D. Hely, M.-L. Flottes, F. Bancel, B. Rouzeyre, N. Berard, M. Renovell, Scan design and secure chip, in Proceedings of the 10th IEEE International On-Line Testing Symposium, Funchal, 2004Google Scholar
  6. 6.
    D. Josephson, S. Poehhnan, Debug methodology for the mckinley processor, in IEEE International Test Conference, Baltimore, 2001, pp. 451–460Google Scholar
  7. 7.
    P. Kocher, R. Lee, G. McGraw, A. Raghunathan, S. Ravi, Security as a new dimension in embedded system design, in Proceedings of the 41st Annual Conference on Design Automation, San Diego, 2004, pp. 753–760Google Scholar
  8. 8.
    J. Lee, M. Tehranipoor, C. Patel, J. Plusquellic, Securing scan design using lock and key technique, in IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Monterey, 2005Google Scholar
  9. 9.
    D.K. Pradhan, Glfsr: a novel method for test generation in bist environment. IEEE Trans. CAD 239–247 (1999)Google Scholar
  10. 10.
    H. Rahaman, D.K. Das, B.B. Bhattacharya, Easily testable realization of grm and esop networks for detecting stuck-at and bridging faults, in International Conference on VLSI Design (VLSID 2004), Mumbai, Jan 2004Google Scholar
  11. 11.
    H. Rahaman, D.K. Das, B.B. Bhattacharya, Testable design of grm network with exor-tree for detecting stuck-at and bridging faults, in ASPDAC 2004, Yokohama, 2004, pp. 224–229Google Scholar
  12. 12.
    H. Rahaman, J. Mathew, A.M. Jabir, D.K. Pradhan, Easily testable implementation for bit parallel multipliers in GF(2m), in International Conference High Level Validation and Test (HLDVT), Monterey, Nov 2006Google Scholar
  13. 13.
    S. Ravi, A. Raghunathan, S. Chakradhar, Tamper resistance mechanisms for secure embedded systems, in Proceedings of the 17th International Conference on VLSI Design, Mumbai, 2004, pp. 605–611Google Scholar
  14. 14.
    T. Sasao, Easilytestable realizations for generalized reed-muller expressions. IEEE Trans. Comput. 46(6), 709–716 (1997)MathSciNetCrossRefGoogle Scholar
  15. 15.
    S. Scheiber, The best-laid boards, (2005)
  16. 16.
    E.M. Sentovich, Sis: A Sequential System for Sequential Circuit Synthesis. Technical Report UCB\(/ERLm92/41\), Electronic Research Laboratory, University of California, Berkeley, May 1992Google Scholar
  17. 17.
    Standard test access port and boundary-scan architecture. IEEE Standard, 1149.1–2001Google Scholar
  18. 18.
    K. Tiri, I. Verbauwhede, A vlsi design flow for secure side-channel attack resistant ics, in Proceedings of the Design, Automation and Test in Europe, Munich, 2005, pp. 58–63Google Scholar
  19. 19.
    B. Yang, K. Wu, R. Karri, Scan based side channel attack on dedicated hardware implementations of data encryption standard, in International Test Conference, Charlotte, 2004, pp. 339–344Google Scholar
  20. 20.
    B. Yang, K. Wu, R. Karri, Secure scan: a design-for-test architecture for crypto chips, in Proceedings of the 42nd Annual Conference on Design Automation, San Diego, 2005, pp. 135–140Google Scholar

Copyright information

© Springer Science+Business Media New York 2014

Authors and Affiliations

  1. 1.Department of Computer ScienceUniversity of BristolBristolUK

Personalised recommendations