Skip to main content

Early Time-Budgeting for Component-Based Embedded Control Systems

  • Chapter
  • First Online:

Part of the book series: Embedded Systems ((EMSY,volume 20))

Abstract

One of the challenging steps in the development of component based embedded control systems involves decomposition of feature or system level timing requirements into component level timing requirements. Often it is observed that the timing is introduced at a later stage in the development cycle and ad hoc estimates are made which lead to costly and multiple design iterations. This chapter proposes a methodology that addresses this problem using a simple but powerful idea of using parametric specification. A key step in the methodology is component time-budgeting, which involves identifying a set of parametric timing requirements for the components realizing a feature functionality. This is followed by a verification step which computes a set of constraints on the parameters such that any valuation of the parameters satisfying the constraints achieves the feature requirements. This avoids the ad hoc time estimates and the consequent design iteration. The methodology is formalized using Parametric Temporal Logic and illustrated on a reasonably sized automotive case study.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   119.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Notes

  1. 1.

    The logic given in [13] has formulae only in negation normal form (‘\(\lnot \)’ precedes only members of \(P\)), whereas, we use ‘\(\lnot \)’ with arbitrary formulae. However, two logics are equivalent.

  2. 2.

    Recall for PLTL\(_\Diamond \) formulae, parameters from the set \(X\) are only used.

References

  1. FMCSA: Forward Collision Warning Systems (CWS) (2005). http://www.fmcsa.dot.gov/facts-research/research-technology/report/forward-collision-warning-systems.htm

  2. Plunkett, D.: Safety critical software development for a brake by-wire system. In: SAE Technical Paper Series, 01-1672 (2006)

    Google Scholar 

  3. Cameron, J.: An overview of JSD. IEEE Trans. Softw. Eng. 12(2), 938–949 (1986)

    Google Scholar 

  4. Douglass, B.: Real Time UML. Pearson, Education (2009)

    Google Scholar 

  5. Gomma, H.: A software design method for real-time systems. Commun ACM 27(9), 938–949 (1984)

    Article  Google Scholar 

  6. Hatley, D., Pirabhai, I.: Strategies for Real-time System Specificaiton. Dorset House (1988)

    Google Scholar 

  7. Ward, P., Mellor, S.: Structured Development for Real-time Systems. Prentice Hall (1985)

    Google Scholar 

  8. Parnas, D., Clements, P., Weiss, D.: The modular structure of complex systems. In: IEEE Conference on, Software Engineering, pp. 551–556 (1984)

    Google Scholar 

  9. Wang, S., Merrick, J.R., Shin, K.G.: Component allocation with multiple resource constraints for large embedded real-time software design. In: IEEE Real-Time and Embedded Technology and Applications, Symposium, pp. 219–226 (2004)

    Google Scholar 

  10. Wang, S., Shin, K.G.: Task construction for model-based design of embedded control software. IEEE Trans. Softw. Eng. 32(4), 254–264 (2006)

    Article  Google Scholar 

  11. Davare, A., Zhu, Q., Natale, M.D., Pinello, C., Kanajan, S., Sangiovanni-vincentelli, A.L.: Period optimization for hard real-time distributed automotive systems. In: Design Automation Conference, pp. 278–283 (2007).<error l="82" c="Undefined command" />10.1109/DAC.2007.375172.

    Google Scholar 

  12. Natale, M.D., Zheng, W., Pinello, C., Giusto, P., Sangiovanni-Vincentelli, A.L.: Optimizing end-to-end latencies by adaptation of the activation events in distributed automotive systems. In: IEEE Real-Time and Embedded Technology and Applications Symposium, (2007)

    Google Scholar 

  13. Alur, R., Etessami, K., Torre, S.L., Peled, D.: Parametric temporal logic for “Model Measuring”. ACM Trans. Comput. Logic 2(3), 388–407 (2001)

    Article  MATH  Google Scholar 

  14. Dixit, M.G., Dasgupta, P., Ramesh, S.: Taming the component timing: A CBD methodology for component based embedded systems. In: Design Automation and Test in Europe (DATE), (2009)

    Google Scholar 

  15. Dixit, M., Ramesh, S., Dasgupta, P.: Some results on parametric temporal logic. Inf. Process. Lett. 111(3), 994–998 (2011)

    Article  MathSciNet  MATH  Google Scholar 

  16. Dixit, M.G.: Formal methods for early time-budgeting in component based embedded control systems. Ph.D. thesis, IIT Kharagpur (2012)

    Google Scholar 

  17. Bartolini, C., Lipari, G., Natale, M.D.: From functional blocks to the synthesis of the architectural model in embedded real-time applications. In: IEEE Real-Time and Embedded Technology and Applications, Symposium, pp. 458–467 (2005)

    Google Scholar 

  18. Hamann, A., Jersak, M., Richter, K., Ernst, R.: Design space exploration and system optimization with SymTA/S - symbolic timing analysis for systems. In: IEEE Real-Time Systems, Symposium, pp. 469–478 (2004)

    Google Scholar 

  19. AUTOSAR Consortium: AUTomotive Open System ARchitecture. http://www.autosar.org

  20. Klobedanz, K., Kuznik, C., Thuy, A., Mueller, W.: Timing modeling and analysis for AUTOSAR-based software development - A case study. In: Design Automation and Test in, Europe, pp. 642–645 (2010)

    Google Scholar 

  21. Alur, R., Henzinger, T.: Real-time logics: Complexity and expressiveness. Inf. Comput. 104(1), 35–77 (1993)

    Article  MathSciNet  MATH  Google Scholar 

  22. Clarke, E.M., Grumberg, O., Peled, D.A.: Model Checking. The MIT Press, Cambridge, MA, USA (2000)

    Google Scholar 

  23. Emerson, A.E., Mok, A., Sistla, A., Srinivasan, J.: Quantitative temporal reasoning. In: Computer Aided Verification, pp. 136–145 (1994)

    Google Scholar 

  24. Emerson, A.E., Trefler, R.: Parametric quantitative temporal reasoning. In: IEEE Symposium on Logic in Computer Science, pp. 336–343 (1999)

    Google Scholar 

  25. Pnueli, A.: The temporal logic of programs. In: 18th IEEE. Foundations of Computer Science, pp. 46–57 (1977)

    Google Scholar 

  26. Eclipse Modeling Framework. http://www.eclipse.org

  27. NuSMV: A New Symbolic Model Checker. http://nusmv.fbk.eu//

  28. Yices: An SMT Solver. http://yices.csl.sri.com/

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Manoj G. Dixit .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2014 Springer Science+Business Media New York

About this chapter

Cite this chapter

Dixit, M.G., Ramesh, S., Dasgupta, P. (2014). Early Time-Budgeting for Component-Based Embedded Control Systems. In: Sangiovanni-Vincentelli, A., Zeng, H., Di Natale, M., Marwedel, P. (eds) Embedded Systems Development. Embedded Systems, vol 20. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-3879-3_7

Download citation

  • DOI: https://doi.org/10.1007/978-1-4614-3879-3_7

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4614-3878-6

  • Online ISBN: 978-1-4614-3879-3

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics