Skip to main content

Effect of Temperature on Si-Ge Hetero-Gate Raised Buried Oxide Drain Tunnel FET Electrical Parameters

  • Conference paper
  • First Online:
Book cover Proceedings of the Third International Conference on Trends in Information, Telecommunication and Computing

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 150))

Abstract

The effect of temperature on SiGe hetero-gate raised buried oxide drain Tunnel FET electrical parameters like tunnelling bandgap, threshold voltage, subthreshold swing, etc. are discussed in this paper. A modified SOI based Silicon hetero-gate TFET structure has been used. The proposed device is almost free from short channel effects. The simulation is performed using Synopsys 2D TCAD tools where non local band-to-band tunnelling is applied.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Vandamme EP, Jansen P, Deferm L (1997) Modelling the subthreshold swing in MOSFET’s. IEEE Electr Dev Lett 18:369–371

    Google Scholar 

  2. Gopalakrishnan K, Woo R, Jungemann C, Griffin PB(2005) JD Plummer, impact ionization MOS (I-MOS) -part II: experimental results. IEEE T Electron Dev 52:77–84

    Article  Google Scholar 

  3. Kam H, Lee DT, Howe RT, King T-J (2005) A new nano electromechanical-field effect transistor (NEMFET) design for low power electronics. In: IEDM Technical Digest pp 463–466

    Google Scholar 

  4. Abele N, Fritschi N, Boucart K, Casset F, Ancey P, Ionescu AM (2005) Suspended-gate MOSFET, bringing new MEMS functionality into solid-state MOS transistor. In: IEDM Technical Digest pp 1075–1077

    Google Scholar 

  5. Choi WY, Park BG, Lee JD, Liu TJK (2007) Tunneling field effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. , IEEE Electr Dev Lett 28:743–745

    Google Scholar 

  6. Qin Z, Wei Z, Seabaugh A (2006) Low-subthreshold-swing tunnel transistors. IEEE Electr Dev Lett 27(4):297–300

    Google Scholar 

  7. Semiconductor Industry Association (SIA), International Technology Roadmap for Semiconductors (ITRS). available at www.itrs.net

  8. Ashburn P (2004) SiGe heterojunction bipolar transistor. John Wiley & Sons, Ltd, Chichester

    Google Scholar 

  9. Zhang, Q., Suta, S., Kosel, T., Seabaugh, A.: Fully-depleted Ge interband tunnel transistor modeling and junction formation. Solid State Electron, vol. 53, pp. 30-35 (2009).

    Article  Google Scholar 

  10. Synopsys TCAD sentaurus device manual (2010).

    Google Scholar 

  11. SOI Technology, Materials to VLSI, 3rd edn Jean-Pierre Colinge, Springer International, Heidelberg

    Google Scholar 

  12. Tsividis Y (1999) Operation and modelling of the MOS transistor. 2nd edn, McGraw Hill, New York

    Google Scholar 

  13. Bhowmick B, Baishya S (2012) A physics–based model for electrical parameters of double gate hetero-material nano scale tunnel FET. Int J Appl Inform Syst 3:28–32

    Google Scholar 

Download references

Acknowledgments

This work was supported by ALL INDIA COUNCIL FOR TECHNICAL EDUCATION (AICTE), under Grant 8023/BOR/RID/RPS-253/2008-09.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Monalisa das .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer Science+Business Media New York

About this paper

Cite this paper

das, M., Bhowmick, B. (2013). Effect of Temperature on Si-Ge Hetero-Gate Raised Buried Oxide Drain Tunnel FET Electrical Parameters. In: Das, V. (eds) Proceedings of the Third International Conference on Trends in Information, Telecommunication and Computing. Lecture Notes in Electrical Engineering, vol 150. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-3363-7_31

Download citation

  • DOI: https://doi.org/10.1007/978-1-4614-3363-7_31

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4614-3362-0

  • Online ISBN: 978-1-4614-3363-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics