Abstract
In this chapter, circuit level solutions are presented for coping with the impact of process variations. One of the problems associated with process-variation-induced mismatch is the second order intermodulation distortion (IMD2). Based on the system-level analysis of Chap. 2, the overall performance of a receiver is more sensitive to the noise and nonlinearity distortion of the building blocks which contribute more to the total noise and distortion. The contribution of the stages prior to the mixer in a zero-IF receiver to the total IMD2 can be suppressed by filtering. However, the IMD2 generated by the zero-IF mixer lies in the IF band and cannot be filtered. In Sect. 5.1, a tunable mixer is implemented for correcting the mismatches and minimizing the IMD2. Furthermore, since in many of the system-level analyses the IMD3 is presumed as the dominant source of intermodulation distortion, suppressing the IMD2 by this method prevents violating this assumption.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
- 1.
It is worth reminding that the component with highest noise (or highest nonlinearity) does not necessarily have the highest contribution to the total noise (or total nonlinearity distortion), because, as defined in Chap. 2, the noise or nonlinearity distortion contribution of a stage is also a function of the gain of its preceding stages.
References
Manstretta D, Brandolini M, Svelto F (2003) Second-order intermodulation mechanisms in CMOS downconverters. IEEE J Solid State Circuits 38(3):394–406
Wang J, Wong AKK (2011) Effects of mismatch on CMOS double-balanced mixers: a theoretical analysis. 2001 IEEE Hong Kong electron devices meeting, Hong Kong, 2001
Sivonen P, Vilander A, Parssinen A (2005) Cancellation of second-order intermodulation distortion and enhancement of IIP2 in common-source and common-emitter RF transconductors. IEEE Trans Circuits Syst I: Reg Pap 52(2):305–317
Bautista EE, Bastani B, Heck J (2000) A high IIP2 downconversion mixer using dynamic matching. IEEE J Solid-State Circuits 35(12):1934–1941
Chen M, Wu Y, Chang MF (2006) Active 2nd-order intermodulation calibration for direct-conversion receivers. IEEE international solid-state circuits conference digest of technical papers, Feb 2006, pp 1830–1839
Dufrene K, Weigel R (2006) A novel IP2 calibration method for low-voltage downconversion mixers. IEEE radio frequency integrated circuits symposium, June 2006
Kivekas K, Parssinen A, Ryynanen J, Jussila J, Halonen K (2002) Calibration techniques of active BiCMOS mixers. IEEE J Solid State Circuits 37(6):766–769
Hotti M, Ryynanen J, Kievekas K, Halonen K (2004) An IIP2 calibration technique for direct conversion receivers. IEEE international symposium on circuits and systems, May 2004
Ler C-L, bin A’ain AK, Kordesch AV (2008) Compact, high-Q, and low-current dissipation CMOS differential active inductor. IEEE Microw Wirel Compon Lett 18(10):683–685
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer Science+Business Media New York
About this chapter
Cite this chapter
Sakian, P., Mahmoudi, R., van Roermund, A. (2012). Smart-Component Design at 60 GHz. In: RF-Frontend Design for Process-Variation-Tolerant Receivers. Analog Circuits and Signal Processing. Springer, Boston, MA. https://doi.org/10.1007/978-1-4614-2122-1_5
Download citation
DOI: https://doi.org/10.1007/978-1-4614-2122-1_5
Published:
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4614-2121-4
Online ISBN: 978-1-4614-2122-1
eBook Packages: EngineeringEngineering (R0)