Abstract
Despite the advancements in both software and hardware, the majority of accurate image processing algorithms still contain some computational parts. These critical sections are viewed as bottleneck especially when real-time response is desired. Specialized hardware solutions are developed to accelerate critical low-level such operations. In this chapter, two hardware architectures are presented to complement image processing algorithms discussed in previous chapters. The first is a fast and compact ASIC architecture for hysteresis thresholding and object feature extraction. The second is an efficient hardware implementation for image decomposition based on Discrete Wavelet Transform. Both architectures exhibit higher performance than their software counterpart and hence help in alleviating the burden off the processing tasks.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
T. Boult, R. Micheals, X. Gao and M. Eckmann, "Into the woods: visual surveillance of non-cooperative camouflaged targets in complex outdoor settings," Proceedings of the IEEE, vol. 89, no. 10, pp. 1382–1402, October 2001
T. Bouwmans, F. El Baf and B. Vachon, "Background modeling using mixture of Gaussians for foreground detection – a survey". Patent 3, November 2008
J. Canny, "A computational approach to edge detection," IEEE Transactions on Pattern Analysis and Machine Intelligenve, vol. 8, no. 6, pp. 679-698, November 1986
R. Estrada and C. Tomasi, "Manuscript bleed-through removal via hysteresis thresholding," in International Conference on Document Analysis and Recognition, Barcelona, 2009
W. K. Jeong, R. Whitaker and M. Dobin, "Interactive 3D seismic fault detection on the graphics hardware," in International Workshop on Volume Graphics, 2006
A. Niemisto, V. Dunmire, I. Yli-Harja, W. Zhang and I. Shmulevich, "Robust quantification of in vitro angiogenesis though image analysis," IEEE Transactions on Medical Imaging, vol. 24, no. 4, pp. 549-553, April 2005
M. Ghantous and M. Bayoumi, "MIRF: a multimodal image registration and fusion module based on DT-CWT," Springer Journal of Signal Processing Systems, vol. 71, no. 1, pp. 41-55, April 2013
J. Li, J. Takala, M. Gabbouj and H. Chen, "Variable temporal length 3D DCT-DWT based video coding," in Intelligent Signal Processing and Communication Systems, 2007. ISPACS 2007. International Symposium on, Xiamen, 2007
A. M. Kamboh, M. Raetz, K. G. Oweiss and A. Mason, "Area-power efficient VLSI implementation of multichannel DWT for data compression in implantable neuroprosthetics," IEEE Transactions on Biomedical Circuits and Systems, vol. 1, no. 2, pp. 128-135, November 2007
S. Shrestha and K. Wahid, "Hybrid DWT-DCT algorithm for biomedical image and video compression applications," in International Conference on Information Sciences Signal Processing and their Applications, Kuala Lumpur, 2010
S. S. Manure, C. P. Raj P and U. Naik, "Design and performance analysis of DWT/FFT based OFDM systems," in International Conference on Advances in Recent Technologies in Communication and Computing, Bangalore, 2011
S. G. Mallat, "A theory for multiresolution signal decomoposition: the wavelet representation," IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. 11, no. 7, 1989
M. A. Najjar, S. Karlapudi and M. Bayoumi, "A compact single-pass architecture for hysteresis thresholding and component labeling," in IEEE International Conference on Image Processing, Hong Kong, 2010
M. A. Najjar, S. Karlapudi and M. Bayoumi, "High-performance ASIC architecture for hysteresis thresholding and component feature extraction in limited-resource applications," in IEEE International Conference on Image Processing, Brussels, 2011
M. A. Najjar, S. Ghosh and M. Bayoumi, "A hybrid adaptive scheme based on selective Gaussian modeling for real-time object detection," in IEEE Symposium Circuits and Systems, Taipei, 2009
M. A. Najjar, S. Ghosh and M. Bayoumi, "Robust object tracking using correspondence voting for smart surveillance visual sensing nodes," in IEEE International Conference on Image Processing, Cairo, 2009
C. K. Chui, An Introduction to Wavelets, San Diego: Academic Press, 1992
M. Ghantous, S. Ghosh and M. Bayoumi, "A multi-modal automatic image registration technique based on complex wavelets," in International Conference on Image Processing, Cairo, 2009
M. Ghantous, S. Ghosh and M. Bayoumi, "A gradient-based hybrid image fusion scheme using object extraction," in IEEE International Conference on Image Processing, San Diego, 2008
M. Macedonia, "The GPU enters computing’s mainstream," Computer, vol. 36, no. 10, pp. 106-108, October 2003
J. Byrne, J. Bolaria and T. R. Halfhill, A guide to FPGAs for communications, 1 ed., The Linley Group, 2009
T. Okamoto, T. Kimoto and N. Maeda, "Design methodology and tools for NEC electronics - structured ASIC ISSP," in International symposium on Physical design, New York, 2004
M. Papadonikolakis, G. Constantinides and C. S. Bouganis, "Performance comparison of GPU and FPGA architectures for the SVM training problem," in International Conference on Field-Programmable Technology, 2009
B. Zahiri, "Structured ASICs: opportunities and challenges," in International Conference on Computer Design, 2003
T. Hamada, K. Benkrid, K. Nitadori and M. Taiji, "A comparative study on ASIC, FPGAs, GPUs and general purpose processors in the O(N^2) gravitational N-body simulation," in NASA/ESA Conference on Adaptive Hardware and Systems, San Francisco, 2009
M. A. Najjar, S. Karlapudi and M. Bayoumi, "Memory-efficient architecture for hysteresis thresholding and object feature extraction," IEEE Transactions on Image Processing, vol. 20, no. 12, pp. 3566-3579, December 2011
G. Knowles, "VLSI architecture for the discrete wavelet transform," Electronic Letters, vol. 26, no. 15, pp. 1184-1185, 1990
M. Weeks and M. Bayoumi, "Discrete wavelet transform: architectures, design and performance issues," Journal VLSI Signal Processing Systems, vol. 35, no. 2, pp. 155-178, 2003
J. Song and I. Park, "Novel pipelined DWT architecture for dual-line scan," in IEEE International Symposium on Circuits and Systems, 2009
P. McCanny, S. Masud and J. McCanny, "An efficient architecture for the 2-D biorthogonal discrete wavelet transform," in IEEE International Conference on Image Processing, Thessaloniki, 2001
G. Lafruit, F. Catthoor, J. Cornelis and H. de Man, "An efficient VLSI architecture for 2-D wavelet image coding with novel image scan," IEEE Transactions on VLSI Integration, vol. 7, no. 1, pp. 56-68, 1999
A. Motra, P. K. Bora and I. Chakrabarti, "An efficient hardware implementation of DWT and IDWT," in IEEE Conference Convergent Technologies for Asia-Pacific Region, 2003
I. Uzun and A. Amira, "A framework for FPGA based discrete biorthogonal wavelet transforms implementation," in IEEE Proceeding Vision, Image and Signal Processing, 2006
X. Xu and Y. Zhou, "Efficient FPGA implementation of 2-D DWT for 9/7 float wavelet filter," in IEEE International Conference on Information Engineering and Computer Science, 2009
G. M. Morton, "A computer oriented geodetic data base and a new technique in file sequencing," IBM, Internal Rep., Ottawa, 1966
E. A. Patrick, D. R. Anderson and F. K. Bechtel, "Mapping multidimensional space to one dimension for computer output display," IEEE Transactions on Computing, Vols. C-17, no. 10, pp. 949-953, 1968
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Al Najjar, M., Ghantous, M., Bayoumi, M. (2014). Hardware Architecture Assist for Critical Components. In: Video Surveillance for Sensor Platforms. Lecture Notes in Electrical Engineering, vol 114. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-1857-3_8
Download citation
DOI: https://doi.org/10.1007/978-1-4614-1857-3_8
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-1856-6
Online ISBN: 978-1-4614-1857-3
eBook Packages: EngineeringEngineering (R0)