Calibration Enabling First-Pass Success

  • Jad G. Atallah
  • Mohammed Ismail
Part of the Analog Circuits and Signal Processing book series (ACSP)


This chapter presents some ideas regarding adaptability in RF systems in general and in frequency synthesizers in particular. It starts with presenting the general concept of adaptability, followed by how it can be implemented. After that, it presents some work regarding adaptability for frequency synthesizers targeting wireless applications.


  1. 1.
    Aktas A, Ismail M (2004) CMOS PLL calibration techniques. IEEE Circuits Devices Mag 20(5):6–11CrossRefGoogle Scholar
  2. 2.
    Vaananen P, Mikkola N, Helio P (2006) VCO design with on-chip calibration system. IEEE Trans Circuits Syst I: Regular Papers 53(10):2157–2166 [IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications]CrossRefGoogle Scholar
  3. 3.
    Rhee W (1999) Design of high-performance CMOS charge pumps in phase-locked loops. In: Proceedings of the 1999 IEEE international symposium on circuits and systems (ISCAS’99), New York, vol 542, pp 545–548Google Scholar
  4. 4.
    Best RE (2003) Phase-locked loops: design, simulation, and applications. McGraw-Hill professional engineering, 5th edn. McGraw-Hill, New YorkGoogle Scholar
  5. 5.
    Egan WF (2000) Frequency synthesis by phase lock, 2nd edn. Wiley, New YorkGoogle Scholar
  6. 6.
    Hyungki H, Yido K, Kang-Yoon L, Yeonkyeong O, Sungho L, Daehyun K, Jeongwoo L, Joonbae P, Kyeongho L, Deog-Kyoon J, Kim W (2005) Comparison frequency doubling and charge pump matching techniques for dual-band delta-sigma fractional-N frequency synthesizer. IEEE J Solid State Circuits 40(11):2228–2236CrossRefGoogle Scholar
  7. 7.
    Che-Fu L, Shin-Hua C, Shen-Iuan L (2008) A digital calibration technique for charge pumps in phase-locked systems. IEEE J Solid State Circuits 43(2):390–398CrossRefGoogle Scholar
  8. 8.
    Cassia M, Shah P, Bruun E (2004) A calibration method for PLLs based on transient response. In: Proceedings of the 2004 international symposium on circuits and systems (ISCAS’04), Vancouver, vol 484, pp 481–484Google Scholar
  9. 9.
    Cassia M, Shah P, Bruun E (2005) A novel calibration method for phase-locked loops. J Analog Integr Circuits Signal Process 42(1):77–84CrossRefGoogle Scholar
  10. 10.
    Brigati S, Francesconi F, Malvasi A, Pesucci A, Poletti M (2001) Modeling of fractional-N division frequency synthesizers with SIMULINK and MATLAB. In: The 8th IEEE international conference on electronics, circuits and systems (ICECS 2001), Malta, vol 1082, pp 1081–1084Google Scholar

Copyright information

© Springer Science+Business Media New York 2012

Authors and Affiliations

  • Jad G. Atallah
    • 1
  • Mohammed Ismail
    • 2
  1. 1.Notre Dame University - LouaizeZouk MosbehLebanon
  2. 2.The Ohio State UniversityColumbusUSA

Personalised recommendations