Abstract
Consideration of an embedded system’s timing behaviour and power consumption at system-level is increasingly important nowadays but it is also an ambitious task. Sophisticated tools and techniques exist for power and timing estimations of individual components such as custom hard- and software as well as IP components. But prediction of the composed system behaviour can hardly be made.In this paper we present the concept of an ESL framework for timing and power aware rapid virtual system prototyping of embedded HW/SWsystems. Our proposed flow combines system-level timing and power estimation techniques available in commercial tools with platform-based rapid prototyping. Our proposal aims at the generation of executable virtual prototypes from a functional C/C\(++\) specification. These prototypes are enriched by static and dynamic power values as well as execution times. This efficient code annotation technique enables a fast host simulation and allows a trade-off between different platforms, mapping alternatives, and optimization techniques, based on domain-specific workload scenarios. The proposed flow will be implemented in the COMPLEXFP7 European integrated project.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Benini, L., Hodgson, R., Siegel, P.: System-Level Power Estimation and Optimization. In: Proceedings of the 1998 International Symposium on Low Power Electronics and Design, pp. 173–178. ACM, New York, NY, USA (1998). DOI 10.1145/280756.280881
Densmore, D., Passerone, R., Sangiovanni-Vincentelli, A.: A Platform-Based Taxonomy for ESL Design. IEEE Design and Test of Computers 23(5), 359–374 (2006). http://dx.doi.org/10.1109/MDT.2006.112
Grüttner, K., Andreas, H., Hartmann, P.A., Schallenberg, A., Brunzema, C.: OSSS – A Library for Synthesisable System Level Models in SystemC TM (2008). http://www.system-synthesis.org
Grüttner, K., Grabbe, C., Oppenheimer, F., Nebel, W.: Object Oriented Design and Synthesis of Communication in Hardware-/Software Systems with OSSS. In: Proceedings of the SASIMI 2007 (2007)
Helms, D., Ehmen, G., Nebel, W.: Analysis and Modeling of Subthreshold Leakage of RT-Components Under PTV and State Variation. Proceedings on International Symposium on Low Power Electronics and Design (2006)
Kruse, L., Schmidt, E., Jochens, G., Stammermann, A., Nebel, W.: Low Power Binding Heuristics. Proceedings on Int’l Workshop on Power and Timing Modeling, Optimization and Simulation PATMOS pp. 41–50 (1999)
Macii, E., Pedram, M., Somenzi, F.: High-Level Power Modeling, Estimation, and Optimization. IEEE Trans. On Computer Aided Design 17, 1061–1079 (1998)
Paulin, P., Knight, J.: Force-Directed Scheduling for the Behavioral Synthesis of ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 8, 661–679 (1989)
Rabaey, J.M., Burke, D., Lutz, K., Wawrzynek, J.: Workloads of the Future. IEEE Design an Test of Computers 25(4), 358–365 (2008). http://doi.ieeecomputersociety.org/10.1109/MDT.2008.118
Renau, J., Fraguela, B., Tuck, J., Liu, W., Prvulovic, M., Ceze, L., Sarangi, S., Sack, P., Strauss, K., Montesinos, P.: SESC Simulator (2005). Http://sesc.sourceforge.net
Sangiovanni-Vincentelli, A.: Quo Vadis SLD: Reasoning about Trends and Challenges of System-Level Design. Proceedings of the IEEE 95(3), 467–506 (2007)
Sangiovanni-Vincentelli, A.: Is a Unified Methodology for System-Level Design Possible? IEEE Design and Test of Computers 25(4), 346–357 (2008). http://doi.ieeecomputersociety.org/10.1109/MDT.2008.104
Sangiovanni-Vincentelli, A., Martin, G.: Platform-Based Design and Software Design Methodology for Embedded Systems. IEEE Design and Test of Computers 18(6), 23–33 (2001). http://doi.ieeecomputersociety.org/10.1109/54.970421
The COMPLEX project (247999): COdesign and Power Management in PLatform-based design space EXploration (COMPLEX). http://complex.offis.de
Vanderperren, Y., Dehaene, W.: A Model Driven Development Process for Low Power SoC Using UML. Springer (2005)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer Science+Business Media, LLC
About this paper
Cite this paper
Grüttner, K., Hylla, K., Rosinger, S., Nebel, W. (2012). Rapid Prototyping of Complex HW/SW Systems using a Timing and Power Aware ESL Framework. In: Kaźmierski, T., Morawiec, A. (eds) System Specification and Design Languages. Lecture Notes in Electrical Engineering, vol 106. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-1427-8_10
Download citation
DOI: https://doi.org/10.1007/978-1-4614-1427-8_10
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-1426-1
Online ISBN: 978-1-4614-1427-8
eBook Packages: EngineeringEngineering (R0)