Abstract
Techniques covered in previous chapters have been developed primarily to operate in limited optimization windows, ranging from several gates to functional units of a CPU.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsNotes
- 1.
One hybrid technique begins by partitioning windows to smaller than the desired size then expands each using clustering to both cover the circuit and create overlap.
References
Fiduccia CM, Mattheyses RM (1982) A linear-time heuristic for improving network partitions. In: Proceedings of the design automation conference, pp 175–181
Fišer P, Schmidt J (2010) It is better to run iterative resynthesis on parts of the circuit. In: IWLS, pp 17–24
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer Science+Business Media New York
About this chapter
Cite this chapter
Papa, D.A., Markov, I.L. (2013). Broadening the Scope of Optimization Using Partitioning. In: Multi-Objective Optimization in Physical Synthesis of Integrated Circuits. Lecture Notes in Electrical Engineering, vol 166. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-1356-1_8
Download citation
DOI: https://doi.org/10.1007/978-1-4614-1356-1_8
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-1355-4
Online ISBN: 978-1-4614-1356-1
eBook Packages: EngineeringEngineering (R0)