Discrete Power MOSFET Package Design and Analysis

  • Yong Liu


In the world of semiconductor packaging, most of the attention is focused on high pin count, stack die/3D/TSV, and mixed-signal ICs integration. But the real workhorses in most system are the power devices that fuel those flashy central processing unit and digital signal process ICs for power management and conversion (Trends of power packaging and modeling, 2008; Trends in analog and power packaging, 2009). Discrete power device is one of these applications. Typical discrete products include various Diodes, Bipolars, metal-oxide-semiconductor field effect transistor (MOSFET)s, and insulated gate bipolar transistor (IGBT)s. One development in discrete power package is the trend of more leads for a large die. Example is the leads of the TO-220 package; they have been increased from 3 to 5 or 7 leads and above. The multiple direction heat transfer and lower electrical resistance of drain and source Rds(on) are also the development needs. Since power levels and power density requirements continue to increase for many types of end equipment such as personal computers, servers, network, and telecom systems, it demands higher performance from the components that make up the power management system. This chapter introduces the trends of discrete power package design, material usage, and the analysis of the discrete power package performance.


Print Circuit Board Solder Ball Solder Bump Bond Wire Discrete Power 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    Liu Y, Irving S, Luk T, Kinzer D (2008) Trends of power packaging and modeling. In: EPTC2008, Singapore (Keynote)Google Scholar
  2. 2.
    Dan K (2009) Trends in analog and power packaging. In: EuroSimE2009, Delft (Keynote)Google Scholar
  3. 3.
    Qian Q, Liu Y, Liu YM, Yang H, Irving S (2006) TO220 package copper stud bumping for flip-chip applications lead frame optimization for reducing trim and form delamination. In: ICEPT 2006, ShanghaiGoogle Scholar
  4. 4.
    Fairchild application report AN-6060 (2007) Guidelines on lead forming, trimming lead length, and heat sink mounting, South Portland, USA,
  5. 5.
    Harman G (2010) Wire bonding in microelectronics. McGraw HillGoogle Scholar
  6. 6.
    Levine L, Chaudhuri A, Stepniak F (2006) Copper stud bumping for flip-chip applications. In: Semiconductor international-New Technologies at SEMICON West, June 2006Google Scholar
  7. 7.
    Shin MS, Kim YH, (2003) Microstructure characterization of Sn-Ag solder joints between stud bumps and metal pads. J Electr Mater, vol 32, pp 1448–1454Google Scholar
  8. 8.
    Liu YM, Liu Y, Irving S, Luk T, Wang Q (2008) Investigation of BPSG profile and FAB size on Cu stud bumping process by modeling and experiment. In: EuroSimE 2008, Freiburg, GermanyGoogle Scholar
  9. 9.
    Wang Q, Ho I, Li M (2009) Enhanced electrical and thermal properties of trench metal-oxide-semiconductor field-effect transistor built on copper substrate. In: IEEE Electron device letters, vol 30. pp 61–63 (© 2009 IEEE. Reprinted with permission from IEEE)Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2012

Authors and Affiliations

  • Yong Liu
    • 1
  1. 1.Fairchild Semiconductor CorporationSouth PortlandUSA

Personalised recommendations