Abstract
In Chapter 1 we focused on the blocks enclosed by dotted lines in Figure 1.1. They are the modulator, demodulator, and channel part of the communication system. We now redraw Figure 1.1 as Figure 2.1, with the receiver front end enclosed by dotted lines. In this chapter and the rest of the book, we emphasize this front end part of the communication system. Specifically, in this chapter we discuss the architecture of the front end as well as the filters inside, and in the rest of the book we concentrate on the design of active components inside the front end.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Rudell, J.C.; Ou, J.-J.; Cho, T.B.; Chien, G.; Brianti, F.; Weldon, J.A.; Gray, P.R, “A 1.9-GHz Wide-Band IF Double Conversion CMOS Receiver for Cordless Telephone Applications,” IEEE Journal of Solid State Circuits, Vol. 32, No. 12, P. 2071–2088, December 1997.
D. Johns and K. Martin, Analog Integrated Circuit Design, Wiley, 1997.
European Telcommunication Standard, ETS 300 175–1, October 1992.
G. Gonzalez, Microwave Transistor Amplifiers, 2nd ed., Prentice Hall, 1997.
P. Gray, P. Hurst, S. Lewis, R. Meyer, “Analysis and design of analog integrated circuits”, 5th edition, Wiley, 2009.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Leung, B. (2011). Receiver Architectures. In: VLSI for Wireless Communication. Springer, Boston, MA. https://doi.org/10.1007/978-1-4614-0986-1_2
Download citation
DOI: https://doi.org/10.1007/978-1-4614-0986-1_2
Published:
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4614-0985-4
Online ISBN: 978-1-4614-0986-1
eBook Packages: EngineeringEngineering (R0)