Abstract
In many receiver and transmitter architecture, or in general any application that requires frequency translation, the availability of multiple phases of a carrier frequency is desired and makes the on-chip implementation of that architecture feasible or simpler. An example is an image-reject receiver using the Hartley or Weaver architectures, where quadrature phases of the carrier signal are needed.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Razavi B (1998), Architectures and circuits for RF CMOS receivers. In: Proceedings of the IEEE custom integrated circuits conference, pp 393–400, May 1998
Yamamoto K, Fujishima M (2006) 70 GHz CMOS harmonic injection-locked divider. In: IEEE ISSCC digest of technical papers, pp 2472–2481, Feb 2006
Razavi B (2007) Heterodyne phase locking: a technique for high-frequency division. In: IEEE ISSCC digest of technical papers, pp 428–429, Feb 2007
von Buren G, Kromer C, Ellinger F, Huber A, Schmatz M, Jackel H (2006) A combined dynamic and static frequency divider for a 40 GHz PLL in 80 nm CMOS. In: IEEE ISSCC digest of technical papers, pp 2462–2471, Feb 2006
Lee T (2004) The Design of CMOS radio-frequency integrated circuits. Cambridge University Press, Cambridge
Mirzaei A, Heidari M, Bagheri R, Abidi A (2008) Multi-phase injection widens lock range of ring-oscillator-based frequency dividers. IEEE J Solid-State Circuits 43(3):656–671
Betancourt-Zamora R, Verma S, Lee T (2001) 1-GHz and 2.8-GHz CMOS injection-locked ring oscillator prescalers. Symposium on VLSI Circuits Digital Technical Papers, pp 47–50, 2001
Farazian M, Gudem P, Larson L (2009) A CMOS multi-phase injection-locked frequency divider for V-band operation. IEEE Micro Wirel Compon Lett 14(1):447–450
Hossain M, Carusone A (2009) CMOS oscillators for clock distribution and injection-locked deskew. IEEE J Solid-State Circuits 44(8):2138–2153
Ghilioni A, Decanis U, Monaco E, Mazzanti A, Svelto F (2011) A 6.5 mW inductorless CMOS frequency divider-by-4 operating up to 70 GHz. In: IEEE ISSCC digest of technical papers, pp 282–284, Feb 2011
Pellerano S, Mukhopadhyay R, Ravi A, Laskar J, and Palaskas Y (2008) A 39.1–41.6 GHz \(\Delta \Sigma \) fractional-N frequency synthesizer in 90 nm CMOS. In: IEEE ISSCC digest of technical papers, pp 484–630, Feb 2008
Scheir K, Vandersteen G, Rolain Y, Wambacq P (2009) A 57–66 GHz quadrature PLL in 45 nm digital CMOS. In: IEEE ISSCC digest of technical papers, pp 494–495, Feb 2009
Verma S, Rategh H, Lee T (2003) A unified model for injection-locked frequency dividers. IEEE J Solid-State Circuits 38(6):1015–1027
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2013 Springer Science+Business Media New York
About this chapter
Cite this chapter
Farazian, M., Gudem, P.S., Larson, L.E. (2013). Frequency Division and Quadrature Signal Generation at Microwave Frequencies. In: Fast Hopping Frequency Generation in Digital CMOS. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-0490-3_3
Download citation
DOI: https://doi.org/10.1007/978-1-4614-0490-3_3
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-0489-7
Online ISBN: 978-1-4614-0490-3
eBook Packages: EngineeringEngineering (R0)