Abstract
In a synchronous system, the data always has a fixed relationship with respect to the clock. When that relationship obeys the setup and hold requirements for the device, the output goes to a valid state within its specified propagation delay time. In synchronous systems, the input signals always meet the flip-flop’s timing requirements; therefore, metastability does not occur. However, in an asynchronous system, the relationship between data and clock is not fixed; therefore, occasional violations of setup and hold times can occur. When this happens, the output may go to an intermediate level between its two valid states and remain there for an indefinite amount of time before resolving itself or it may simply be delayed before making a normal transition.
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2012 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Arora, M. (2012). The World of Metastability. In: The Art of Hardware Architecture. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-0397-5_1
Download citation
DOI: https://doi.org/10.1007/978-1-4614-0397-5_1
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-0396-8
Online ISBN: 978-1-4614-0397-5
eBook Packages: EngineeringEngineering (R0)