Advances in VLSI technology combined with increase market demands to develop efficient portable devices have increased the interest in designing circuits that are capable to operate at low-voltage and/or low-power consumption. The design of analog and mixed-signal integrated circuits that can operate in a low-voltage environment with high performance is now imperative. This mainly stems from the continuous shrinking of device sizes, which leads to lower breakdown voltages and thus, in fact, circuits cannot operate with high voltages. Another reason is that modern applications require handheld devices with as small as possible dimensions and increased longevity, like the implantable pacemakers for the detection of cardiac signals and radio devices for short-range wireless communications. Also, co-integration of analog and digital circuits on the same chip, as required in modern mixed-signal system-on-chips (SoCs), implies that analog circuits must operate from supply voltages as low as digital ones. The International Technology Roadmap for Semiconductors (ITRS)  gives us a unique opportunity to look into the projected future of semiconductor technology and identify the design challenges. According to ITRS, by about the year 2013 and at the 32 nm technology node, the power supply for digital circuits will be at 0.5 V. Since the power consumption in digital circuits is proportional to the square of supply voltage, the continuous voltage scaling results in the reduction of overall power consumption. Of course, it should be noted that the reduction of supply voltage is mainly determined by the reliability of circuits, breakdown voltages and thermal problems; thus, they have to be appropriately scaled down.
KeywordsExpense Active Element
- 1.“The International Technology Roadmap for Semiconductors (2009 edition)”, ITRS, 2009 http://public.itrs.net.
- 2.E. Vittoz, “Future of analog in the VLSI environment”, in Proc. IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1372–1375, May 1990.Google Scholar
- 3.K. Bult, “Analog design in deep sub-micron CMOS”, in Proc. European Solid-State Circuits Conference (ESSCIRC), pp.11–17, Sept. 2000.Google Scholar
- 4.Q. Huang, “Low voltage and low power aspects of data converter design”, in Proc. European Solid-State Circuits Conference (ESSCIRC), pp. 29–35, Sept. 2004.Google Scholar
- 5.C. Toumazou, F. Lidgey, and D.G. Haigh, “Analog IC design: The current-node approach”, Peter Peregrenus Ltd., London, UK, 1990.Google Scholar
- 6.F. Yuan, and B. Sun, “A comparative study of low-voltage CMOS current-mode circuits for optical communications”, in Proc. Midwest Symposium on Circuits and Systems (MWSCAS), vol. 1, pp. 315–319, Aug. 2002.Google Scholar
- 7.F. Ledesma, R. Garcia, and J. Ramirez-Angulo, “Comparison of new and conventional low-voltage current mirrors”, in Proc. Midwest Symposium on Circuits and Systems (MWSCAS), vol. 2, pp. 49–52, Aug. 2002.Google Scholar
- 11.C. Laoudias, C. Psychalinos, “Low-Voltage CMOS Current-Mode Filters Using Current Mirrors: Two Alternative Approaches”, in Proc. of 14th IEEE Mediterranean Electrotechnical Conference (MELECON), Ajaccio (France), May 2008, pp. 435–440.Google Scholar