Abstract
As scaling continues beyond nano-technology, integrated circuit reliability is gaining increasing concerns in IC (Integrated Circuit) fabrication technology with decreasing transistor gate size, and the impact of trace interconnect failure mechanisms on device performance and reliability will demand much more from integration schemes, interconnect materials, and processes. An optimal low-k dielectric material and their related deposition, pattern lithography, etching and cleaning are required to form dual-damascene interconnect patterns fabrication processes. As technology nodes advance to nanotechnology, metal hard-mask such as TiN is used to gain better etching selectivity and profile controlling to the low-k materials during the pattern etching process. A hard-mask scheme approach of interconnects patterning of wafer fabrication is the ability to transfer patterns into under layers with tightest optimal dimension control. Employing a hard-mask scheme in the fabrication process, successfully achieved lithography patterning, dry etch selectivity in high aspect ratio interconnects comparison with a non hard-mask process were discussed. An optimal planarization treatment of photo-resist, good etch selectivity, a feasible manufacturing integrated process of hard mask dual damascene scheme, optimal profile controlling the critical interconnects and good electrical device performances were studied for tight pitch damascene interconnect architecture.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Haruhiko A.B.E., Masahiro Y., Nobuo F. Developments of Plasma Etching Technology for Fabricating Semiconductor Devices. Jpn. J. Appl. Phys. 2008;47:1435–55.
Lee HJ, Park JT, Yoo JY, An I, Oh HK. Resist Pattern Collapse with Top Rounding Resist Profile. Jpn. J. Appl. Phys. 2003;42:3922.
Leavey J, Boyle J, Skumanich A. Advanced process control based on lithographic defect inspection and reduction. In: Proc. IEEE Int. Symp. Semiconductor Manufacturing Conf; 2000, p. 33–40.
Li B, Sullivan TD, Lee TC, Badami D. Reliability challenges for copper interconnects. Microelectron Reliab 2004;44(3):365–80.
Lin MH, Chang KP, Su KC, Wang T. Effects of width scaling and layout variation on dual damascene copper interconnect electromigration. Microelectron Reliab 2007;47(12):2100–08..
Chen F, Bravo O, Harmon D, Shinosky M, Aitken J, Cu/low-k dielectric TDDB reliability issues for advanced CMOS technologies. Microelectron Reliab 2008;48(8–9):1275–83. Microelectronics Reliability 48 (2008) 1375–1383.
Letzkus F, Butschke J, Irmscher M, Kamm FM, Koepernik C, Mathuni J, Rau J, Ruhl G. Dry etch processes for the fabrication of EUV masks. Microelectron Eng 2004;73–74:282–8.
Tatsumi T. Control of reactive plasmas for low-k/Cu integration, Applied Surface Science 2007;253:6716–37.
Choi SJ, Oh CI, Uh DS. New materials of spin-on organic hardmask for sub-70 nm devices, Microelectron Eng 2007;84(12):2832–36.
Aelst JV, Struyf H., Boullart W, Vanhaelemeersch S. High aspect ratio via etch development for Cu nails in 3-D-stacked ICs, Thin Solid Films. Thin Solid Films 2008;516:3502–06.
Weng CJ, Lin YS, Chen CY. Method of forming Damascene Structure, US Patent 2007: US 7,189,640 B2
Weng CJ. Nanotechnology copper interconnect processes integrations for high aspect ratio without middle etching stop layer. Materials Science in Semicon. Proces. 2010; 13(1):56–63.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media, LLC
About this paper
Cite this paper
Weng, CJ. (2011). Integrated process feasibility of hard-mask for tight pitch interconnects fabrication. In: Proulx, T. (eds) MEMS and Nanotechnology, Volume 4. Conference Proceedings of the Society for Experimental Mechanics Series. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-0210-7_1
Download citation
DOI: https://doi.org/10.1007/978-1-4614-0210-7_1
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-0209-1
Online ISBN: 978-1-4614-0210-7
eBook Packages: EngineeringEngineering (R0)