Abstract
Design and analysis of a high-throughput self-timed serial on-chip communication link is presented. Using fully bit-parallel interconnects that are presented in the previous two chapters for long-range communication links incurs considerable area overhead, routing difficulty, severe crosstalk noise and significant leakage power, making serial links a better alternative. The analysis between parallel and serial links in [108] and [109] shows the tradeoff between link length, latency, dynamic and leakage power as well as active and wiring area. For a given throughput the serial link is always preferable in terms of wiring area and incurs less routing congestion than parallel links. The serial link also takes smaller active area and consumes less leakage and dynamic power than the parallel link for long global communication [109].
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2012 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Nigussie, E.E. (2012). Energy Efficient Semi-Serial Interconnect. In: Variation Tolerant On-Chip Interconnects. Analog Circuits and Signal Processing. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-0131-5_6
Download citation
DOI: https://doi.org/10.1007/978-1-4614-0131-5_6
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-0130-8
Online ISBN: 978-1-4614-0131-5
eBook Packages: EngineeringEngineering (R0)