Abstract
In this chapter, we describe deterministic techniques for maximizing the cycle length by changing the architecture (rather than by setting initial conditions and/or input or by adding dither). We modify the conventional MASH DDSM and refer to the new maximum cycle length structure as HK-MASH. First, the modified first-order Error Feedback Modulator (EFM) is described. Then, the modified EFM is utilized in the HK-MASH DDSM. The spectral performance of second, third, and fourth order HK-MASH modulators with small and large accumulator word lengths is studied by simulation.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
- 1.
The cycle length is approximately equal to the number of available states.
- 2.
In the spectral plots presented in this chapter, the solid curves represent the idealized shaped white quantization noise, including the dither contribution where applicable.
- 3.
The details of calculating the autocorrelation function in MATLAB are given in Section 3.5.
References
M. J. Borkowski, T. A. D. Riley, J. Hakkinen, and J. Kostamovaara, “A practical delta sigma modulator design method based on periodical behavior analysis,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 52, pp. 626–630, Oct. 2005.
K. Hosseini and M. P. Kennedy, “Mathematical analysis of digital MASH delta-sigma modulators for fractional-N frequency synthesizers,” in Proceedings of PRIME 2006, Lecce, Italy, June 2006, pp. 309–312.
P. Level and S. R. L. Camino, “Digital to digital sigma-delta modulator and digital frequency synthesizer incorporating the same,” US Patent 6,822,593 B2, Nov. 23, 2004.
K. Hosseini and M. P. Kennedy, “Mathematical analysis of a prime modulus quantizer MASH digital delta-sigma modulator,” IEEE Transactions on Circuits and Systems Part II: Express Briefs, vol. 54, no. 12, pp. 1105–1109, Dec. 2007.
J. Song and I.-C. Park, “Spur-free MASH delta-sigma modulation,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 9, pp. 2426–2437, Sept. 2010.
K. Hosseini and M. P. Kennedy, “Maximum sequence length MASH digital delta sigma modulators,” IEEE Transactions on Circuits and Systems I, vol. 54, no. 12, pp. 2628–2638, Dec. 2007.
K. Hosseini and M. P. Kennedy, “A sigma-delta modulator,” Filed: Irish Patent NATI82/P/IE, Oct. 4, 2006.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Hosseini, K., Kennedy, M.P. (2011). Maximizing Cycle Lengths by Architecture Modification. In: Minimizing Spurious Tones in Digital Delta-Sigma Modulators. Analog Circuits and Signal Processing. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-0094-3_4
Download citation
DOI: https://doi.org/10.1007/978-1-4614-0094-3_4
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-0093-6
Online ISBN: 978-1-4614-0094-3
eBook Packages: EngineeringEngineering (R0)