Abstract
In this chapter, we review conventional stochastic and deterministic techniques that guarantee long cycles. First we explain the dithering approach, which belongs to the class of stochastic techniques. Then, we explain two deterministic techniques, namely setting the internal registers to predefined initial values and using prime modulus quantizers. These techniques yield longer cycles and thereby reduce the undesirable tones in the spectrum that arise when the period of the quantization error signal is short.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
- 1.
In practice, the “random” sequence might be generated by a pseudo-random or chaotic source.
- 2.
Here, we refer to the quantization error of a quantizer in the DDSM that contributes to the output quantization noise.
- 3.
The interested reader may consult with [9]. Here we summarize the key results.
- 4.
The pmf is a function that gives the probability that a discrete random variable is exactly equal to some value. It differs from a probability density function (PDF) in that the values of a PDF, defined only for continuous random variables, are not probabilities as such. Instead, the integral of a PDF over a range of possible values (a,b] gives the probability of the random variable falling within that range.
- 5.
q and d are discrete random variables; however, for simplicity we have assumed continuous random variables.
- 6.
The reader can refer to [4, Chap. 3, 66] for a more comprehensive study of in-loop dithering in DSMs.
- 7.
- 8.
Order ≥ 3.
- 9.
Continuous-amplitude.
- 10.
In the case of DDSMs, the input is rational by definition.
- 11.
\(X=2^8\) in the 9-bit case and \(X=2^{17}\) in the 18-bit case.
- 12.
- 13.
This gives the exact power per tone in the spectrum of a periodic signal.
- 14.
M is a power of two; therefore, the period cannot be odd.
- 15.
Two integers a and b are said to be co-prime if they have no common positive factor other than 1.
- 16.
Subtracting two odd integers results in an even integer.
- 17.
See Appendix A for calculation of the variance.
References
F. De Jager, “Delta modulation-a method of PCM transmission using the one unit code,” Philips Research Report, vol. 7, pp. 442–466, 1952.
C. C. Cutler, “Transmission system employing quantization,” U.S. Patent 2,927,962, 1960.
S. R. Norsworthy, R. Schreier, and G. C. Temes, Delta-Sigma Data Converters: Theory, Design, and Simulaion. New York: IEEE Press, 1997.
M. Kozak and I. Kale, Oversampled Delta-Sigma Modulators, Analysis, Applications and Novel Topologies. Boston: Kluwer Academic Publishers, 2003.
D. Reefman, J. Reiss, E. Janssen, and M. Sandler, “Description of limit cycles in sigma-delta modulators,” IEEE Transactions on Circuits and Systems-I: Regular Papers, vol. 52, no. 6, pp. 1211–1223, June 2005.
S. Pamarti and I. Galton, “LSB dithering in MASH delta-sigma D/A converters,” IEEE Transactions on Circuits and Systems I, vol. 54, no. 4, pp. 779–790, Apr. 2007.
J. Reiss and M. Sandler, “Detection and removal of limit cycles in sigma delta modulators,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 55, no. 10, pp. 3119–3130, 2008.
M. J. Borkowski, T. A. D. Riley, J. Hakkinen, and J. Kostamovaara, “A practical delta sigma modulator design method based on periodical behavior analysis,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 52, pp. 626–630, Oct. 2005.
M. Borkowski, Digital Δ Σ Modulation: Variable Modulus and Tonal Behavior in a Fixed-Point Digital Environment. Oulu: Oulu University Press, 2008.
K. Hosseini and M. P. Kennedy, “Mathematical analysis of digital MASH delta-sigma modulators for fractional-N frequency synthesizers,” in Proceedings of PRIME 2006, Lecce, Italy, June 2006, pp. 309–312.
K. Hosseini and M. P. Kennedy, “Calculation of sequence lengths in MASH 1-1-1 digital delta sigma modulators with a constant input,” in Proceedings of PRIME 2007, Bordeaux, France, July 2007, pp. 13–16.
P. Level and S. R. L. Camino, “Digital to digital sigma-delta modulator and digital frequency synthesizer incorporating the same,” US Patent 6,822,593 B2, Nov. 23, 2004.
K. Hosseini and M. P. Kennedy, “Mathematical analysis of a prime modulus quantizer MASH digital delta-sigma modulator,” IEEE Transactions on Circuits and Systems Part II: Express Briefs, vol. 54, no. 12, pp. 1105–1109, Dec. 2007.
B. D. Muer and M. Steyaert, “A CMOS monolithic Δ Σ controlled fractional-N frequency synthesizer for DCS-1800,” IEEE Journal of Solid-State Circuits, vol. 37, no. 7, pp. 835–844, July 2002.
S. Pamarti, L. Jansson, and I. Galton, “A wideband 2.4-GHz Δ Σ fractional-N PLL with 1 Mb/s in-loop modulation,” IEEE Journal of Solid-State Circuits, vol. 39, no. 1, pp. 49–62, Jan. 2004.
M. J. Borkowski and J. Kostamovaara, “On randomization of digital delta-sigma modulators with DC inputs,” in Proceedings of ISCAS 2006, Kos, Greece, May 2006, pp. 3770–3773.
J. C. Candy and G. C. Temes, Oversampling Delta Sigma Data Converters Theory, Design and Simulation. New York: IEEE Press, 1992.
S. Pamarti, J. Welz, and I. Galton, “Statistics of the quantization noise in 1-bit dithered single-quantizer digital delta-sigma modulators,” IEEE Transactions on Circuits and Systems-I: Regular Papers, vol. 54, no. 3, pp. 492–503, Mar. 2007.
S. Willingham et al., “An integrated 2.5-GHz Δ Σ frequency synthesizer with 5 μs settling and 2 Mb/s closed loop modulation,” in Digest of Technical Papers, IEEE International Solid-State Circuits Conference, vol. 43, pp. 200–201, 2000.
H. Hsieh and C.-L. Lin, “Spectral shaping of dithered quantization errors in sigma-delta modulators,” IEEE Transactions on Circuits and Systems-I: Regular Papers, vol. 54, no. 5, pp. 972–980, May 2007.
S. R. Norsworthy, “Effective dithering of delta-sigma modulators,” in Proceedings of ISCAS’92, vol. 3, pp. 1304–1307, May 1992.
R. M. Gray, “Spectral analysis of quantization noise in a single-loop sigma-delta modulator with DC input,” IEEE Transactions on Communications, vol. 37, pp. 588–599, Jun. 1989.
P. W. M. Wong and R. M. Gray, “Two-stage sigma-delta modulation,” IEEE Transactions on Acoustics, Speech, & Signal Processing, vol. 38, pp. 1937–1952, Nov. 1990.
W. Chua, P. W. M. Wong, and R. M. Gray, “Multi-stage sigma-delta modulation,” IEEE Transactions of Information Theory, vol. 35, pp. 784–796, July 1989.
N. He, F. Kuhlmann, and A. Buzo, “Double-loop sigma-delta modulation with DC input,” IEEE Transactions on Communications, vol. COM-38, pp. 487–495, Apr. 1990.
N. He, F. Kuhlmann, and A. Buzo, “Multiloop sigma-delta quantization,” IEEE Transactions of Information Theory, vol. 38, pp. 1015–1028, May 1992.
B. Fitzgibbon and M. P. Kennedy, “Calculation of cycle lengths in higher-order MASH DDSMs with constant inputs,” in Proceedings of ICECS, Athens, Greece, May 2010, pp. 484–487.
B. Fitzgibbon and M. P. Kennedy, “Calculation of cycle lengths in higher-order error feedback modulators with constant inputs,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 58, pp. 6–10, Jan. 2011.
Datasheet: Analog Devices Part ADF4193. http://www.analog.com/static/imported-files/data_sheets/ADF4193.pdf
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Hosseini, K., Kennedy, M.P. (2011). Conventional Techniques for Maximizing Cycle Lengths. In: Minimizing Spurious Tones in Digital Delta-Sigma Modulators. Analog Circuits and Signal Processing. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-0094-3_3
Download citation
DOI: https://doi.org/10.1007/978-1-4614-0094-3_3
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-0093-6
Online ISBN: 978-1-4614-0094-3
eBook Packages: EngineeringEngineering (R0)