Annealing Behaviour of Proton Bombardment Damage in P-Type Silicon
Capacitance-voltage measurements have been made on silicon n+p diodes which have been implanted with protons at 400 keV. The position of the damage is such that the majority carrier profile in this region is obtained. Measurements made after 50°C annealing steps from 50°C to 700°C show four distinct types of defect. These appear in different temperature ranges. One of these defects which occurs in the annealing temperature range 100°C-300°C has been identified as the silicon divacancy. This has been deduced from estimates of the energy of the defect levels and their behaviour at room temperature and at 132°K. The remaining three defects have been compared rath those reported elsewhere but their physical structure is not clearly identified.
KeywordsReverse Bias Donor Level Annealing Behavior Annealing Temperature Range Deep Acceptor
Unable to display preview. Download preview PDF.
- 5.A Jain, Ph. D. Thesis, Indian Institute of Technology, Delhi; in preparationGoogle Scholar
- 7.L Northcliffe and R Schilling, Nucl. Data Tables 7,Nos. 3–4 (1970)Google Scholar
- 8.L C Kimerling and J M Poate, Lattice Defects in Semiconductors, 1974, ed. F A Huntley (The Institute of Physics), 126 (1975)Google Scholar
- 9.SI Tan, B S Berry and W F J Frank, Ion Implantation in Semiconductors and Other Materials, ed B L Crowder (Plenum), 19 (1973)Google Scholar
- 10.A Seeger and W Frank, Radiation Damage and Defects in Semiconductors, ed J E Whitehouse (The Institute of Physics, London), 262 (1973)Google Scholar
- 12.B Henderson, Defects in Crystalline Solids, (Arnold, 1972 )Google Scholar
- 15.H J Stein, Radiation Effects in Semiconductors, eds J W Corbett and G D Watkins (Gordon and Breach), 125 (1971)Google Scholar
- 16.IP Kozlov, A G Litvinko, P F Lugakov, S V Mishuk and V D Tkachev, Sov. Phys. - Semicond. 6 1743 (1973)Google Scholar
- 17.M T Lappo and V D Tkachev, Sov. Phys. - Semicond. 5, 1411 (1972)Google Scholar