Overview of AI Application-Oriented Parallel Processing Research in Japan

  • Ryutarou Ohbuchi
Part of the The Kluwer International Series in Engineering and Computer Science book series (SECS, volume 26)


The environment for parallel processing research has been changing in several aspects. For example, the availability of the very large scale integration (VLSI) technology has brought a precious tool to researchers to realize their ideas in hardware. Another change is in the application field of parallel processing. Previously, the word “supercomputer” used to mean “super fast number-cruncher.” Now it is not uncommon for people to speak about “symbolic supercomputing.” This trend is apparent in Japan. In some sense, the Japanese Fifth Generation Computer System (FGCS) project [1], which was started in 1982, was one of the key contributors to set this worldwide trend.


Logic Program Semantic Network Very Large Scale Integration Parallel Processor Logic Language 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Proc. Int’l Conf. on Fifth Generation Computer Systems 1984 (FGCS’84), Tokyo, Japan, 6–9, 1984.Google Scholar
  2. 2.
    M. Bellia, et al., “The Relation Between Logic and Functional Language: A Survey,” Journal of Logic Programming, 3, 1986.Google Scholar
  3. 3.
    E. Shapiro, “Concurrent Prolog: A Progress report,” Computer, 19(8): 1986.Google Scholar
  4. 4.
    N. Ito, et al., “The architecture and Preliminary Evaluation Results of the Experimental Parallel Inference Machine PIM-D,” Proc. 13th ISCA Intl Sym. on Computer Architecture, IEEE, 1986.Google Scholar
  5. 5.
    R. Onai, et al., Architecture and Evaluation of a Reduction-Based Inference Machine: PIM-R, ICOT Tech. Rep. TR-138, 1985.Google Scholar
  6. 6.
    K. Kumon, et al., “KABU-WAKE: A New Parallel Inference Method and its Evaluation,” Proc. COMPCON Spring, 1986.Google Scholar
  7. 7.
    K. Ueda, “Guarded Horn Clauses,” ICOT Tech. Rep. TR-103, 1985.Google Scholar
  8. 8.
    R. Onai, et al., “Architecture of a Reduction-Based Parallel Inference Machine: PIM-R,” New Generation Computing, 3: 1985.Google Scholar
  9. 9.
    M. Sugie, et al., Hardware Simulator of the Parallel Inference Machine PIM-R, ICOT Tech. Rep. TR-119 (in Japanese).Google Scholar
  10. 10.
    A. Goto, et al., Toward a High Performance Parallel Inference Machine—The Intermediate Stage Plan of PIM, ICOT Tech. Rep. TR-201, in press.Google Scholar
  11. 11.
    K. Taki, “The Parallel Software Research and Development Tool: Multi-PSI System,” Proc. Japan-France Symp., 1986.Google Scholar
  12. 12.
    K. Taki, et al., “Hardware Design and Implementation of the Personal Sequential Inference Machine (PSI),” Proc. FGCS′84 1984 (also in ICOT Tech. Rep. TR-075).Google Scholar
  13. 13.
    T. Miyazaki, et al., “Implementation Method of FlatGHC on Multi-PSI,” Proc. Logic Programming Conf. ′86, 1986 (in Japanese).Google Scholar
  14. 14.
    K. Nakajima, et al., “Architecture of Multi-PSI Element Processor (PSI-II),” Proc. 33rd National Conf. of IPSJ, 1986 (in Japanese).Google Scholar
  15. 15.
    T. Moto-oka, et al., “The Architecture of a Parallel Inference Engine—PIE,” Proc. FGCS′84, 1984.Google Scholar
  16. 16.
    N. Tamura, et al., “Sequential Prolog Machine PEK.” Proc. FGCS84, 1984.Google Scholar
  17. 17.
    H. Matsuda, et al., “Implementing Parallel Prolog System ‘K-Prolog,’” Trans. IPSJ 26(2): 1985 (in Japanese).Google Scholar
  18. 18.
    H. Matsuda, et al., “On Parallel Prolog Machine PARK,” Proc. Logic Programming Conf. ′85, 1985 (in Japanese).Google Scholar
  19. 19.
    J. Naganuma, et al., “Studies of a High-Speed CAM Based Parallel Inference Machine,” Proc. 33rd Natl Conf. of IPSJ, 1986 (in Japanese).Google Scholar
  20. 20.
    J. Naganuma, et al., “Architecture of the CAM Based Prolog Machine (ASCA),” Proc. Logic Programming Conf86, 1986 (in Japanese).Google Scholar
  21. 21.
    H. Yasuura, et al., “A Hardware Algorithm for Unification Operation in Logic Languages,” IECE Japan WG EC84-67, 1984 (in Japanese).Google Scholar
  22. 22.
    M. Ohkubo, et al., “A Hogh Speed Unification Algorithm Using Content Addressable Memory,” Proc. 33rd Natl. Conf. of IPSJ, 1986 (in Japanese).Google Scholar
  23. 23.
    M. Ohkubo, et al., “Implementation and Evaluation of Unification Using CAM on ASCA,” Proc. 33rd Natl. Conf. of IPSJ, 1986 (in Japanese).Google Scholar
  24. 24.
    K. Shibayama, et al., “The Architecture of a Logic Programming-Oriented Parallel Reduction Machine KPR,” IECE Japan WG EC85–70, 1985 (in Japanese).Google Scholar
  25. 25.
    R. Hasegawa, et al., “Parallel Execution of Logic Program Based on Dataflow Concept,” Proc. FGCS84, 1984.Google Scholar
  26. 26.
    H. Tajima, et al., “A High Speed Optical Common Bus for a Multi-Processor System,” Trans. IECE Japan, E66(1), 1983.Google Scholar
  27. 27.
    S. Umeyama, et al., “A Parallel Execution Model of Logic Programs,” Proc. 10th ISCA, 1983.Google Scholar
  28. 28.
    R. Shiohara, et al., “Data-Flow Parallel Processing for Prolog,” IECE Japan WG EC85-63, 1985 (in Japanese).Google Scholar
  29. 29.
    N. Ito, et al., “Data-flow Based Execution Mechanisms of Parallel and Concurrent Prolog,” New Generation Computing, 3: 1985 (also in ICOT TR-099).Google Scholar
  30. 30.
    N. Ito, et al., “The Architecture and Preliminary Evaluation Results of the Experimental Parallel Inference Machine PIM-D,” Proc. 13th ISCA, IEEE, 1986.Google Scholar
  31. 31.
    Arvind, et al., “An Asynchronous Programming Language and Computing Machine,” TR-114e, Dept. of ICS, University of California, Irvine, CA, 1978.Google Scholar
  32. 32.
    M. Sato, et al., “Execution Mechanism of GHC on Parallel Inference Machine PIM-D, and its Evaluation on Experimental Machine,” Proc. Logic Programming Conference86 1986 (in Japanese).Google Scholar
  33. 33.
    Y. Sohma, et al., “A New Parallel Inference Mechanism Based on Sequential Processing,” Proc. IFIP TC-10 Working Confrence on Fifth General Computer Architecture, 1985 (also in ICOT Tech. Memorandum TM-0131).Google Scholar
  34. 34.
    A. Goto, et al., “Highly Parallel Inference Engine PIE—Goal Rewriting Model and Machine Architecture,” New General Computing, 2(1): 1984.Google Scholar
  35. 35.
    H. Tanaka, “A Parallel Inference Machine,” IEEE Computer, 19(5): 1986.Google Scholar
  36. 36.
    M. Yuhara, et al., “A Unify Processor Pilot Machine for PIE,” Proc. Logic Programming Conference84, 1984.Google Scholar
  37. 37.
    T. Yuba, “Research and Development Efforts on Dataflow Computer Architecture in Japan,” Journal of Information Processing, 9(2): 1986.Google Scholar
  38. 38.
    T. Kikuchi, et al., “The Architecture of a Data-Flow Computer NEDIPS,” Proc. Dataflow Workshop, IECE Japan, 1986 (in Japanese).Google Scholar
  39. 39.
    Y. Yamaguchi, et al., “EM-3: A Lisp-Based Data-Driven Machine,” Proc. FGCS84, 1984.Google Scholar
  40. 40.
    M. Amamiya, et al., “Implementation of Evaluation of a List-Processing-Oriented Data Flow Machine,” Proce. 13th ICSA, 1986.Google Scholar
  41. 41.
    Takahashi, Y., et al., “Efficiency of Parallel Computation on the Binary-Tree Machine CORAL′83,” Journal IPSJ, 8(4): 1985.Google Scholar
  42. 42.
    K. Matsuo, et al., “Development of Processor Elements for Binary Tree Machine CORAL 68K,” Proc. 33rd Natl. Conf. of IPSJ, 1986 (in Japanese).Google Scholar
  43. 43.
    H. Maegawa, et al., “Fast Lisp Machine and List-Evaluation Processor EVALII—Processor Architecture and Hardware Configuration,” Trans. IPSJ, 24(5): 1983.Google Scholar
  44. 44.
    T. Saito, et al., “Fast Lisp Machine and List-Evaluation Process EVAL II—Machine Evaluation on Interpreter,” Trans. IPSJ, 24(5): 1983 (in Japanese).Google Scholar
  45. 45.
    H. Okuno, “The Report of the Third Lisp Contest and the First Prolog Contest,” IPSJ, WGSYM, 33–4, 1985.Google Scholar
  46. 46.
    N. Odera, et al., “A Prolog Interpreter on the EVLIS Machine and its Dynamic Behavior,” IPSJ, WGSYM, 27–4, 1984 (in Japanese).Google Scholar
  47. 47.
    H. Kurokawa, et al., “An Experimental Parallel Processing System Using MC68000,” IECE Japan WG EC85-44, 1985 (in Japanese).Google Scholar
  48. 48.
    Y. Kato, et al., “Function and Operation in Synapse,” IPSJ WGSYM, 30–3 1984 (in Japanese).Google Scholar
  49. 49.
    M. Amamiya, et al., “Data Flow Computing and Eager and Lazy Evaluation,” New Generation Computing, 2(2): 1984.Google Scholar
  50. 50.
    R. Hasegawa, et al., “Performance Evaluation of List-Processing-Oriented Data Flow Machine Architecture,” IECE Japan WG EC-85-37, 1985 (in Japanese).Google Scholar
  51. 51.
    M. Takesue, “Design and Implementation of LSI Chips for List-Processing Oriented Data Flow Machine,” Proc. Dataflow Workshop, IECE Japan, 1986 (in Japanese).Google Scholar
  52. 52.
    Y. Yamaguchi, et al., “A Performance Evaluation of Lisp-Based Data-Driven Machine (EM-3),” Proc. 10th ICSA, IEEE, 1983.Google Scholar
  53. 53.
    K. Toda, et al., “Preliminary Measurement of the ETL LISP-Based Data-Driven Machine,” Proc. IFIP TC10 Working Conference on Fifth Generation Computer Architectures, 1985.Google Scholar
  54. 54.
    Y. Yamaguchi, et al., “A Plan for a Parallel Computer Using Data-Driven Single Chip Processors,” Proc. Dataflow Workshop, IECE Japan, 1986 (in Japanese).Google Scholar
  55. 55.
    T. Higuchi, et al., “The IX Supercomputer for Knowledge Based Systems,” Proc. FJCC86, 1986.Google Scholar
  56. 56.
    H. Yokota, et al., “A model and an Architecture for a Relational Knowledge Base,” Proc. 13th ISCA, 1986.Google Scholar
  57. 57.
    S. Shibayama, et al., “Relational Database Machine with Large Semiconductor Disk and Hardware Relational Algebra Processor,” New General Computing, 2(2): 1984.Google Scholar
  58. 58.
    Y. Tanaka, “MPDC: Massive Parallel Architecture for Very Large Databases,” Proc. FGCS84, 1984.Google Scholar
  59. 59.
    M. Abe, et al., “Visual Programming Tool ObjectPeeper,” IECE Japan WG EC85-71, 1985 (in Japanese).Google Scholar
  60. 60.
    S. Kono, et al., “An Implementation of Concurrent Object Oriented Language DinnerBell,” IECE Japan WG EC85-72, 1985 (in Japanese).Google Scholar
  61. 61.
    T. Higuchi, et al., “A Semantic Network Language Machine,” Proc. EUROMICRO85, 1985.Google Scholar
  62. 62.
    G. E. Hillis, Connection Machine, Cambridge, MA: MIT Press, 1985.Google Scholar

Copyright information

© Kluwer Academic Publishers 1988

Authors and Affiliations

  • Ryutarou Ohbuchi

There are no affiliations available

Personalised recommendations