Skip to main content
SpringerLink
Log in

VLSI Testing: DFT Strategies and CAD Tools

  • Chapter
VLSI CAD Tools and Applications

Part of the book series: The Kluwer International Series in Engineering and Computer Science ((SECS,volume 24))

  • 278 Accesses

Abstract

The increasing complexity of the design primitives used and the higher degree of integration now possible are two factors that impede testability. This is due to the higher number of gates which is not matched by an adequate increase in pin count. Using CAD tools, the cost of designing such “more complicated chips” can of course be kept within reasonable limits, but the cost of test preparation will explode due to the level of complexity. Another fact is that semicustom design is on the increase. Bearing in mind that the intention underlying semicustom design is to achieve low-volume production of a great variety of circuits in a very short turn-around time, it is obvious that the factors of high cost and long test preparation time are becoming more critical, as compared with universal chips produced in large quantities. Thus it is essential to automate test preparation by using adequate CAD tools, such as automatic test pattern generation (ATPG). The basis for the effectiveness of these tools is a strict design for testability (DFT), even if the chip area becomes somewhat larger.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
eBook
USD 16.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Literature

  1. Abraham, J. A.; Gajski, D: D.: Design of testable structures defined by simple loops. IEEE Trans. CAS-28, 1079(1981)

    MathSciNet  Google Scholar 

  2. Agraval, V.D., Mercer, M.R.: Testability measures -- What do they tell us? Proc. Int. Test Conf., Philadelphia 1982, p. 391

    Google Scholar 

  3. Bennetts, R.G. Design of testable logic circuits. London: Addosin-Wesley 1984

    Google Scholar 

  4. Bottorff, P.S.; France, R.E.; Garages, N.H.; Orosz, E.J.: Test generation for large logic networks. Proc. 14th Design Autom. Conf., New Orleans 1977, p. 479

    Google Scholar 

  5. K.R. Bowden: A Technique for Automatic Test Generation for Digital Circuits. Proc. IEEE Intercon, 1975, Session 15

    Google Scholar 

  6. Buehler, M.G.; Sievers, M.W.: Off-line, built- in test techniques for VLSI circuits. Computer 15, 69 (1982)

    Article  Google Scholar 

  7. Breuer, M.A.; Friedman, A.D.: Diagnosis & reliable design of digital systems. Computer Science Press, Inc. (1984)

    Google Scholar 

  8. Bennetts, R.G.; Maunder, C.M.; Robinson, G.D.: CAMELOT: a Computer-Aided MEasure for LOgic Testability, in: Dal Ciin, M.; Dilger, E. (eds.) Selfdiagnoses and Faulttolerance. Tübingen: Attempto Verlag 1981

    Google Scholar 

  9. Cerny, E.; Aboulhamid, E.M.: Built-in-testing of pl-testable iterative arrays. Proc. FTCS-13, Milano 1983, p.33

    Google Scholar 

  10. Daehn, W.; Mucha, J.: A hardware approach to self-testing of large programmable logic arrays. IEEE Trans. CAS-28. 1033 (1981)

    Google Scholar 

  11. Daehn, W.: Deterministische Testmustergenerierung für den eingebauten Selbsttest von integrierten Schaltungen. NTG- Fachbericht 82 (1983)

    Google Scholar 

  12. Eichelberger, E.B.; Lindbloom, E.: A heuristic test-pattern generator for programmable logic arrays. IBM Journal of Res. and Dev., 24,15(1980)

    Article  Google Scholar 

  13. Eichelberger, E.; Williams, T.W.: A logic design structure for LSI testability 14th Design Autom. Conf. 1977, 462–468

    Google Scholar 

  14. El-Zig, Y.M.: S**3: VLSI self-test using signature analysis and scan path techniques. Proc. IEEE ICCAD-83, Santa Clara 1983, P 73

    Google Scholar 

  15. Echtle, K.; Görke, W.; Marhöfer, M.: Zur Begriffsbildung bei der Beschreibung von Fehlertoleranz-Verfahren. Universität Karlsruhe, Fakultät für Informatik, Interner Bericht Nr. 6/83 (1983)

    Google Scholar 

  16. Friedman, A.D.: Easily testable iterative systems. IEEE Trans. C 22, 1061 (1973)

    Google Scholar 

  17. Fuchs, W.K.; Abraham, J.A.: A unified approach to concurrent error detection in highly structured logic arrays. Proc. FTCS- 14, Kissimmee 1984, p.4

    Google Scholar 

  18. Fujiwara, H.; Kinoshita, K.: A design of programmable logic arrays with universal tests. IEEE Trans. CAS-28, 1027 (1981)

    MathSciNet  Google Scholar 

  19. Fujiwara, H.; Takesh, S.: On the Acceleration of Test Generation Algorithms. IEEE Trans. C-32, 1137 (1983)

    Google Scholar 

  20. Fujiwara H.: Logic Testing and Design for Testability. The Massachusets Institute of Technology (1985)

    Google Scholar 

  21. Gajski, D.D.; Kuhn, R.H.: New VLSI tools - guest editors introduction. Computer 16, 11 (1983)

    Article  Google Scholar 

  22. Gerner, M.; Nertinger, H.: Scan-Path in CM OS-Semi customs LSI Chips, IEEE Test Conference 1984

    Google Scholar 

  23. Goel, P.: An implicit enumeration algorithm to generate tests for combinational logic circuits. IEEE Trans. C-30, 215 (1981)

    Google Scholar 

  24. Goldstein, L.H.: Controllability/Observability Analysis of Digital Circuits. IEEE-Trans.Cas-26, 685 (1979)

    Google Scholar 

  25. Grassl, G.: Built-in test for a 32-Bit ALU. IEEE Workshop on Design for Testability, Vail, Co., April 1982 (presentation only)

    Google Scholar 

  26. Grassl, G.; Pfleiderer, H.-J.: A function-Independent sself-test for large programmable logic arrays. INTEGRATION, the VLSI journal1, 71 (1983)

    Article  Google Scholar 

  27. Hassan, S.Z.; McCluskey, E.J.: Testing PLAs using multiple parallel signature analysers. Proc. FTCS-13, Milano 1983, p. 422

    Google Scholar 

  28. Hong, S.J.; Ostapko, D.L.: FITPLA: A programmable logic array for function independent testing. Proc. FTCS-10, Kyotot 1980, p. 131

    Google Scholar 

  29. Johansson, M.: The GENESYS-Algorithm for ATPG without Fault Simulation 1983, IEEE Test Conference pp. 333–337

    Google Scholar 

  30. Kautz, W.H.: Testing faults in cellular logic arrays. Proc. IEEE 8th Ann. Symp. on Switching & Automata Theory, 1967, p.161

    Google Scholar 

  31. Khakbaz, J.: A testable PLA design with low overhead and high fault coverage. Proc. FTCS-13, Milano 1983, p. 426

    Google Scholar 

  32. Könemann,B.; Mucha, J.: Built-in-test for Complex Digital Inetgrated Circuits. IEEE Journal of Solid State Circuits, Vol. 15, 3, 1980

    Article  Google Scholar 

  33. Leisengang, D.; Wagner, M.: Signaturanalyse in der Datenverarbeitung, Elektronik21, 10/83, 67–72

    Google Scholar 

  34. Levi, M.L.: CMOS is most testable. Proc. Int. Test Conf., Philadelphia 1981, p. 217

    Google Scholar 

  35. Lord, D.H.; Gleason, D.: Design & evaluation methology for built-in test. IEEE Trans. R-30, p.222 (1981)

    Google Scholar 

  36. Marhöfer, M.: Entwurf von Testbarkeit (Systematische Übersicht und Literaturschau). Arbeitspapier, Mai 1984

    Google Scholar 

  37. Marhöfer, M.: Entwurfs von Testbarkeit bei der Entwicklung hochintegrierter Schaltungen. Arbeitspapier, Juni 1984

    Google Scholar 

  38. Mantoye, R.K.; Abraham, J.A.: Built-in tests for arbitrarily structured VLSI carray-lookahead adders, in: Anceau, F.; Aas, E.J. (eds.): VLSI ‘83, 361 (1983)

    Google Scholar 

  39. Moore, E.F.: Gedanken-experiments on sequential machines. Automata Studies, Princeton University Press 1956, p. 129–153

    Google Scholar 

  40. Mucha, J.: Grundprinzipien und Entwicklungstendenzen beim Testen digitaler integrierter Schaltungen. in: Zimmer, G. (Hrsg.): Praxis der Grossintegration, Seminar, Uni Dortmund 1983

    Google Scholar 

  41. Ratiu, I.M.; Sangiovanni-Vincentelli, A.; Pederson, D.O.: VICTOR: A fast VLSI testability analysis program. Proc. Int. Test Conf., Philadelphia 1982, p. 397

    Google Scholar 

  42. Roth, J.P.: Diagnosis of Automata Failures: A Calculus and a Method. IBM Journal, Vol. 10, No. 7, July 1967

    Google Scholar 

  43. Savir, J.: Syndrome-testable design of combinational circuits. IEEE Trans. C-29, 442 (1980)

    MathSciNet  Google Scholar 

  44. Savir, J.: Good controllability and observability do not guarantee good testbility. IEEE Trans. C-32, 1198 (1983)

    Google Scholar 

  45. Savir, J.; Bardewll, P.H.: On random pattern test lenght. Proc. Test Conf., Philadelphia 1983, p. 95

    Google Scholar 

  46. Shen, J-.P.; Ferguson, J.: Easily-testable array multipliers. Proc. FTCS-13, Milano 1983, p. 37

    Google Scholar 

  47. Smith, J.E.: Detection of faults in programmable logic arrays. IEEE Trans. C-28, 845 (1979)

    Google Scholar 

  48. Somezi, F.; Gai, S.; Mezzalama, M.; Prinetto, P.: PART: Programmable ARray Testing based on a PARTitioning algorithm. Proc. FTCS-13, Milano 1983, 430

    Google Scholar 

  49. Sridhar, T., Hayes, J-.P.: A functional approach to testing bitsliced microprocessors. IEEE Trans. C-30, 563 (1981)

    Google Scholar 

  50. Savir, J.; Ditlow, G.; Bardell, P.H.: Random pattern testability. Proc. FTCS-14, Milano 1983, p. 73

    Google Scholar 

  51. Trischler, E.: An integrated design for testability and automatic test pattern generation system: an overview. Proc. 21th Des. Autom. Conf., Albuquerque 1984, p. 209

    Google Scholar 

  52. Wadsack, R.L.: Fault Modeling and Logic Simulation of CMOS and MOS integrated circuits. The Bell System Technical Journal, Vol. 57, June 1978

    Google Scholar 

  53. Waltrich, J.B.: A Method of estimating the effect of design for testability on PC board test costs. Proc. Int. Conf., Philadelphia 1980, p. 176

    Google Scholar 

  54. Yamanda, T.: Syndrome-testable design of programmable logic arrays. Proc. Int. Test Conf., Philadelphia 1983, p. 453

    Google Scholar 

  55. Yajima, S.; Aramaki, T.: Autonomously testable programmable logic arrays. Proc. FTCS-11, Portland 1981, p. 41

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Siemens AG, Otto-HahnRing 6, D-8000, München 83, West-Germany

    M. Gerner & M. Johansson

Authors
  1. M. Gerner
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. M. Johansson
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Institute for Integrated Systems, Swiss Federal Institute of Technology, Zurich, Switzerland

    Wolfgang Fichtner  & Martin Morf  & 

Rights and permissions

Reprints and permissions

Copyright information

© 1987 Kluwer Academic Publishers

About this chapter

Cite this chapter

Gerner, M., Johansson, M. (1987). VLSI Testing: DFT Strategies and CAD Tools. In: Fichtner, W., Morf, M. (eds) VLSI CAD Tools and Applications. The Kluwer International Series in Engineering and Computer Science, vol 24. Springer, Boston, MA. https://doi.org/10.1007/978-1-4613-1985-6_19

Download citation

  • DOI: https://doi.org/10.1007/978-1-4613-1985-6_19

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4612-9186-2

  • Online ISBN: 978-1-4613-1985-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation