Abstract
In recent years, the focus of VLSI architecture effort has been primarily on the tradeoffs possible in new microprocessor instruction sets. The result has been a collection of machines with new streamlined instruction sets, and new hardware subsystems tuned to maximize performance. This leaves many designers with a difficult problem: how to apply these new ideas within the constraints of an existing instruction set. Moreover, as the industry converges on faster internal architectures for microprocessors, the design problem changes to address more system-level issues, such as caching structures, I/O, memory interfaces. and peripherals. Traditionally, it has been difficult to analyze these system-level issues in detail, and as a result, many machines have been built based on intuition or incomplete data. However, the availability of existing microprocessors, and rapid advances in CAD techniques, have made possible experiments that help guide design decisions with more solid data.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Patterson D., “Reduced Instruction Set Computers”, CACM Vol.28 No.1, January 1985, p.8–21.
Patterson D. A., and C. Sequin, “A VLSI RISC,” Computer, Vol. 15, 9 (Sept. 1982) p.8–21.
Moussouris J., et al., “A CMOS RISC Processor with Integrated System Functions - The MIPS Microprocessor,” Spring COMPCON ’86, p, 126–131.
Birnbaum J. S., W. S. Worley, “Beyond RISC: High-Precision Architecture - The Next Generation of HP Computers: The Spectrum Program,” Spring COMPCON’86, p. 40–47.
Radin G., “The 801 Minicomputer”, IBM Journal of Research and Development, Vol 27, 3, May 1983, p. 237–246.
Campbell S. T., “MAC-8 Microprocessor Summary”, MACS Systems Designer’s Handbook, Bell Laboratories, March 8, 1976.
Nelson M. S., B. Ng, W. Wu, “Architecture of the WE32200 Chip Set” COMPCON ’87Spring
Ditzel D., R. McLellan, “Register Allocation For Free: The C Machine Stack Cache,” Proceedings Symposium on Architecture Support for Programming Languages and Operating Systems March, 1982, p.48–56.
Lee J. K. F., A. Smith, “Branch Prediction Strategies and Branch Target Buffer Design,” Computer, Vol 17, No. 1 (January 1984), p.6–22.
P. M. Lu, et al., “Architecture of a VLSI MAP for BELLMAC-32 Microprocessor”, COMPCON Spring 83, p213–217.
IBM Personal Computer Technology Handbook, 1986.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1987 Kluwer Academic Publishers
About this chapter
Cite this chapter
Lu, P.M., Blahut, D.E., Grant, K.S. (1987). Architecture of Modern VLSI Processors. In: Fichtner, W., Morf, M. (eds) VLSI CAD Tools and Applications. The Kluwer International Series in Engineering and Computer Science, vol 24. Springer, Boston, MA. https://doi.org/10.1007/978-1-4613-1985-6_13
Download citation
DOI: https://doi.org/10.1007/978-1-4613-1985-6_13
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4612-9186-2
Online ISBN: 978-1-4613-1985-6
eBook Packages: Springer Book Archive