Skip to main content

Overview of a 32-Bit Microprocessor Design Project

  • Chapter
VLSI CAD Tools and Applications

Part of the book series: The Kluwer International Series in Engineering and Computer Science ((SECS,volume 24))

Abstract

This paper will attempt to give an overview of a large microprocessor design project. Its purpose is not so much to describe a particular machine, but rather to describe the design process. It will present the design approaches taken and the design tools used or created during the project, and will cover topics such as the division of work, problem areas and important results. However, in order to properly set that discussion in perspective, a brief description of the microprocessor will also be given.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

eBook
USD 16.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. P. Yang, D. Hocevar, P. Cox, C. Machala, and P. Chatterjee, “An Integrated and Efficient Approach for MOS VLSI Statistical Circuit Design,” IEEE Transactions on Computer-Aided Design, VOL CAD-5, No. 1, Jan. 1986, pp 5–14.

    Article  Google Scholar 

  2. P. Yang and P. Chatterjee, “An Optimal Parameter Extraction Program for MOSFET Models,” IEEE Transactions on Electron Devices, VOL ED-30, No. 9, Sept. 1983, pp 1214–1219.

    Article  Google Scholar 

  3. A. Nishamura, S.S. Mahant-Shetti, J. Givens, E. Born, R. Haken, R. Chapman, and P. Chatterjee, “Multiplexed Test Structure: A Novel VLSI Technology Development Tool,” Proc. IEEE Workshop on Test Structures, Long Beach, CA., Feb. 17–18, 1986, pp 336–355.

    Google Scholar 

  4. C. Shaw, P. Bosshart, V. Kalyan, T. Houston, and D. Matzke, “RESCUE: A Comprehensive Control Logic Layout Synthesis System,” 1986 IEEE International Conference on Computer-Aided Design, Santa Clara, Ca., to be published.

    Google Scholar 

  5. J. Ousterhout, ”Crystal: A Timing Analyser for NMOS VLSI Circuits,” Proc. 3rd Caltech Conf, on VLSI, March 1983, pp 57–69.

    Google Scholar 

  6. N. Weste, “MULGA, An Interactive Symbolic Layout System for the Design of Integrated Circuits,” Bell System Technical Journal, VOL 60, No. 6, July- August 1981, pp 823–858.

    Google Scholar 

  7. P. Bosshart, and T. Sridhar, “Test Methodology for a 32-Bit Processor Chip,” 1986 IEEE International Conference on Computer-Aided Design, Santa Clara, Ca., to be published.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1987 Kluwer Academic Publishers

About this chapter

Cite this chapter

Bosshart, P. (1987). Overview of a 32-Bit Microprocessor Design Project. In: Fichtner, W., Morf, M. (eds) VLSI CAD Tools and Applications. The Kluwer International Series in Engineering and Computer Science, vol 24. Springer, Boston, MA. https://doi.org/10.1007/978-1-4613-1985-6_12

Download citation

  • DOI: https://doi.org/10.1007/978-1-4613-1985-6_12

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4612-9186-2

  • Online ISBN: 978-1-4613-1985-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics