Skip to main content

Part of the book series: The Kluwer International Series in Engineering and Computer Science ((SECS,volume 24))

Abstract

The growing complexity of VLSI chips creates a need for better CAD tools and data management techniques. The rapidly changing nature of the field requires a modular toolbox approach — rather than a fixed monolithic design system — and the involvement of the designer in the toolbuilding process. A short overview over the Berkeley design environment and our recent Synthesis Project is also given.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

eBook
USD 16.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. J.D. Meindl, “Limits on ULSI,” Keynote Speech at VLSI’85, Tokyo, Aug. 26, 1985.

    Google Scholar 

  2. G.E. Moore, Quote at the First Caltech Conf. VLSI, Pasadena, CA, Jan. 1979.

    Google Scholar 

  3. C.H. Séquin, “Managing VLSI Complexity: An Outlook,” Proc. IEEE, vol. 71, no. 1, 1983.

    Article  Google Scholar 

  4. MOSIS, “MOS Implementation Service,” DARPA-sponsored ‘Silicon Brokerage Service’ at the University of Southern California’s Information Sciences Institute, since 1981.

    Google Scholar 

  5. M. Stefik, D.G. Bobrow, A. Bell, H. Brown, L. Conway, and C. Tong, “The Partitioning of Concerns in Digital Systems Design,” Proc. Conf. on Adv. Research in VLSI, pp. 43–52, M.I.T., Cambridge, MA, Jan. 1982.

    Google Scholar 

  6. J. Burns, A. Casotto, G. Cheng, W. Dai, M. Igusa, M. Kubota, U. Lauther, F. Marron, F. Romeo, C. Sechen, H. Shin, G. Srinath, H. Yaghutiel, A.R. Newton, A.L. Sangiovanni-Vincentelli, and C.H. Sequin, “MOSAICO: An Integrated Macrocell Layout System,” submitted to ICCAD-86, Santa Clara, CA, Nov. 1986.

    Google Scholar 

  7. L.W. Nagel and D.O. Pederson, “Simulation Program with Integrated Circuit Emphasis,” Proc. 16th Midwest Symp. Circ. Theory, Waterloo, Canada, April 1973.

    Google Scholar 

  8. J.D. Williams, “STICKS - A Graphical Compiler for High Level LSI Design,” AFIPS Conf. Proc., NCC, vol. 47, pp. 289–295, 1978.

    Google Scholar 

  9. N. Weste and B. Ackland, “A Pragmatic Approach to Topological Symbolic IC Design,” Proc. VLSI 81, pp. 117–129, Academic Press, Edinburgh, Aug. 18–21, 1981.

    Google Scholar 

  10. C.H. Séquin, “Design and Layout Generation at the Symbolic Level,” in Proceedings of the Summer School on VLSI Tools and Applications, ed. W. Fichtner and M. Morf, Kluwer Acadmic Publishers, 1986.

    Google Scholar 

  11. S.A. Ellis, K.H. Keller, A.R. Newton, D.O. Pederson, A.L. Sangiovanni-Vincentelli, and C.H. Séquin, “A Symbolic Layout Design System,” Int. Symp. on Circuits and Systems, Rome, Italy, May 1982.

    Google Scholar 

  12. S. Gutz, A.I. Wasserman, and M.J. Spier, “Personal Development Systems for the Professional Programmer,” Computer, vol. 14, no. 4, pp. 45–53, April 1981.

    Article  Google Scholar 

  13. A.R. Newton, D.O. Pederson, A.L. Sangiovanni-Vincentelli, and C.H. Séquin, “Design Aids for VLSI: The Berkeley Perspective,” IEEE Trans, on Circuits and Systems, vol. CAS-28, no. 7, pp. 666–680, July 1981.

    Article  Google Scholar 

  14. B.W. Kernighan and J.R. Mashey, “The Unix Programming Environment,” Computer, vol. 14, no. 4, pp. 12–22, April 1981.

    Article  Google Scholar 

  15. S.R. Bourne, “UNIX Time-sharing System: The UNIX Shell,” Bell Syst. Tech. J., vol. 57, no. 6, pp. 1971–1990, Jul.–Aug. 1978.

    Google Scholar 

  16. D. Harrison, P. Moore, A.R. Newton, A.L. Sangiovanni-Vincentelli, and C.H. Séquin, “Data Management in the Berkeley Design Environment,” submitted to ICCAD-86, Santa Clara, CA, Nov. 1986.

    Google Scholar 

  17. The EDIF User’s Group, “EDIF, Electronic Design Interchange Format, Version 1.0,” Technical Report, Design Automation Department, Texas instruments, Dallas, TX, 1985.

    Google Scholar 

  18. M.D. Hill, S.J. Eggers, J.R. Larus, G.S. Taylor, G. Adams, B.K. Bose, G.A. Gibson, P.M. Hansen, J. Keller, S.I. Kong, C.G. Lee, D. Lee, J.M. Pendleton, S.A. Ritchie, D.A. Wood, B.G. Zorn, P.N. Hilfinger, D.A. Hodges, R.H. Katz, J.K. Ousterhout, and D.A. Patterson, “SPUR: A VLSI Multiprocessor Workstation,” CS Division Report No. UCB/CSD 86/273, University of California, Berkeley, CA, 1986.

    Google Scholar 

  19. R. Brayton, A. Cagnola, E. Detjens, K. Eberhard, S. Krishna, P. McGeer, L.F. Pei, N. Phillips, R. Rudell, R. Segal, A. Wang, R. Yung, T. Villa, A.R. Newton, A.L. Sangiovanni-Vincentelli, and C.H. Séquin, “Multiple-Level Logic Optimization System,” submitted to ICCAD-86, Santa Clara, CA, Nov.1986.

    Google Scholar 

  20. G. Adams, S. Devadas, K. Eberhard, C. Kring, F. Obermeier, P.S. Tzeng, A.R. Newton, A.L. Sangiovanni-Vincentelli, and C.H. Séquin, “Module Generation Systems,” submitted to ICCAD-86, Santa Clara, CA, Nov. 1986.

    Google Scholar 

  21. J.L. Burns, T. Laidig, B. Lin, H. Shin, P.S. Tzeng, A.R. Newton, A.L. Sangiovanni- Vincentelli, and C.H. Séquin, “Symbolic Design Using the Berkeley Design Environment,” submitted to ICCAD-86, Santa Clara, CA, Nov. 1986.

    Google Scholar 

  22. H. Shin and C.H. Séquin, “Two-Dimensional Compaction by Zone Refining,” Proc. Design Autom. Conf., Paper 7.3, Las Vegas, July 1986.

    Google Scholar 

  23. C. Sechen and A. Sangiovanni-Vincentelli, “TIMBERWOLF 3.2: A New Standard Cell Placement and Global Routing Package,” Proc. Design Autom. Conf., Paper 26.1, Las Vegas, July 1986.

    Google Scholar 

  24. A. Sangiovanni-Vincentelli, D. Braun, J. Burns, S. Devadas, H.K. Ma, K. Mayaram, and F. Romeo, “CHAMELEON: A New Multi-Layer Channel Router,” Proc. Design Autom. Conf., Paper 28.4, Las Vegas, July 1986.

    Google Scholar 

  25. H. Shin and A. Sangiovanni-Vincentelli, “MIGHTY: A ‘Rip-up and Reroute’ Detailed Router,” submitted to ICCAD-86, Santa Clara, CA, Nov. 1986.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1987 Kluwer Academic Publishers

About this chapter

Cite this chapter

Séquin, C.H. (1987). VLSI Design Strategies. In: Fichtner, W., Morf, M. (eds) VLSI CAD Tools and Applications. The Kluwer International Series in Engineering and Computer Science, vol 24. Springer, Boston, MA. https://doi.org/10.1007/978-1-4613-1985-6_1

Download citation

  • DOI: https://doi.org/10.1007/978-1-4613-1985-6_1

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4612-9186-2

  • Online ISBN: 978-1-4613-1985-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics