Abstract
The Warp project is a study in high-performance, programmable systolic architectures. Although the feasibility of the concept of systolic computing has long been established, the results have mainly been theoretical in nature, and many lower-level architectural and implementation issues have not been studied and addressed. We believed that these practical issues would not even be exposed, let alone resolved, without implementation and experimentation. We did not just set out to implement a systolic array to perform a specific function, we extended the concept of systolic processing by implementing each processing unit as a programmable, high-performance processor. The tenet of the project is that the theories and results in systolic computing research are applicable also to arrays of processors that are programmable and powerful.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1989 Kluwer Academic Publishers
About this chapter
Cite this chapter
Lam, M.S. (1989). Architecture of Warp. In: A Systolic Array Optimizing Compiler. The Kluwer International Series in Engineering and Computer Science, vol 64. Springer, Boston, MA. https://doi.org/10.1007/978-1-4613-1705-0_2
Download citation
DOI: https://doi.org/10.1007/978-1-4613-1705-0_2
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4612-8961-6
Online ISBN: 978-1-4613-1705-0
eBook Packages: Springer Book Archive