For almost every phase of the design cycle there are different CAD tools available. Schematic capture, simulation, synthesis, verification, PLD optimization, datapath synthesis, test synthesis, floor planning and layout tools are all required to work together in a seamless fashion to achieve maximum productivity. The CAD Framework Initiative (CFI) was primarily undertaken to improve tool inter-operability and establish certain standards. Current widely accepted standards such as EDIF for netlists and schematics (not to mention the different available flavors of EDIF), the Standard Delay Format (SDF) for back annotated delays and the Phyiscal Data Exchange Format (PDEF) for physical cluster information are examples of existing de facto standards.
KeywordsCell Delay Logic Synthesis Greatest Common Divisor Technology Library Interconnect Delay
Unable to display preview. Download preview PDF.