Abstract
This paper presents a hierarchical fault modeling approach for catastrophic as well as out-of-specification (parametric) faults in analog circuits. These include both, ac and dc faults in passive as well as active components. The fault models are based on functional error characterization. Case studies based on CMOS and nMOS operational amplifiers are discussed, and a full listing of derived behavioral fault models is presented. These fault models are then mapped to the faulty behavior at the macro-circuit level. Application of these fault models in an efficient fault simulator for analog circuits is also described.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
P. M. Lin and Y. S. Elcherif, “Analogue circuits fault dictionary: New approaches and implementation.” Circuit Theory and Applications 12, pp. 149–172, John Wiley & Sons, 1985.
M. J. Marlett and J. A. Abraham, “DC-IATP: An iterative analog circuit test generation program for generating DC single pattern tests,” in Proc. IEEE International Test Conference, pp. 839–845, 1988.
L. Rapisarda and R. DeCarlo, “Analog multifrequency fault diagnosis.” IEEE Trans. Circuits Syst. CAS-30, pp. 223–234, April 1983.
T. M. Souders and G. N. Stenbakken, “A comprehensive approach for modeling and testing analog and mixed-signal devices,” in Proc IEEE International Test Conference, pp. 169–176, 1990.
L. Milor and A. Sangiovanni-Vincentelli, “Optimal test set design for analog circuits,” in Proc. IEEE ICCAD 1990.
A. Meixner and W. Maly, “Fault modeling for the testing of mixed integrated circuits,” Research report No. CMUCAD-91–6, Feb. 1991.
M. Soma, “A Design-for-Test Methodology for Active Analog Filters,” in Proc. IEEE International Test Conference pp. 183–192, 1990.
C-Y. Pan, K-T. Cheng, and S. Gupta, “A comprehensive fault macromodel for opamps,” in Proc. ICCAD, pp. 344–348,1994
H. Hao and E. J. McCluskey. “‘Resistive shorts’ within CMOS gates,” in Proc. IEEE International Test Conference, 1991, pp. 292–301.
R. Harvey, A. Richardson, E. Bruls, and K. Baker, “Analog fault simulation based on layout dependent fault models,” in Proc. IEEE International Test Conference, pp. 641–649,1994.
J. Shao and R. Harjani, “Macromodeling of analog circuits for hierarchical circuit design,” in Proc. ICCAD, pp. 656–663, 1994.
N. Nagi and J. A. Abraham, “Hierarchical fault modeling for analog and mixed-signal circuits,” in Proc. IEEE VLSI Test Symposium, pp. 96–101, 1992.
J. P. Shen, W. Maly, and F. J. Ferguson, “Inductive fault analysis of MOS integrated circuits.” IEEE Design and Test 2, pp. 13–26, Dec. 1985.
D. M. H. Walker and S. W Director, “VLASIC: A catastrophic fault yield simulator for integrated circuits.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 541–556, Oct. 1986.
S. R. Nassif, A. J. Strojwas, and S. W Director, “FABRICS II: A statistically based IC fabrication process simulator.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 40–46, Jan. 1994.
B. R. Epstein, M. Czigler, and R. Miller, “Fault detection and classification in linear integrated circuits: An application of discrimination analysis and hypothesis testing.” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, pp. 102–113, Jan. 1993.
T. Yu, S. Kang, I. Hajj, and T. Trick, “Statistical performance modeling and parametric yield estimation of MOS VLSI circuits.” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Nov. 1987.
L. T. Pillage and R. A. Rohrer, “Asymptotic waveform evaluation for timing analysis.” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Apr. 1990.
P. A. Allen and E. Sanchez-Sinencio, Switched Capacitor Circuits. Van Nostrand Reinhold Company, 1984.
M. Renovell and G. Cambon, “Topology dependence of floating gate faults in MOS integrated circuits.” Electronic Letters 22(3), pp. 152–153.
C. L. Ratzlaff, N. Gopal and L. T. Pillage, “RICE: Rapid Interconnect Circuit Evaluator,” in Proc. ACM/IEEE Design Automation Conference, 1991.
N. Nagi, A. Chatterjee, and J. A. Abraham, “Fault simulation of linear analog circuits.” Journal of Electronic Testing: Theory and Applications 4, pp. 345–360, 1993.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1996 Kluwer Academic Publishers, Boston
About this chapter
Cite this chapter
Nagi, N., Abraham, J.A. (1996). Hierarchical Fault Modeling for Linear Analog Circuits. In: Antao, B. (eds) Modeling and Simulation of Mixed Analog-Digital Systems. The Kluwer International Series in Engineering and Computer Science, vol 364. Springer, Boston, MA. https://doi.org/10.1007/978-1-4613-1405-9_7
Download citation
DOI: https://doi.org/10.1007/978-1-4613-1405-9_7
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4612-8609-7
Online ISBN: 978-1-4613-1405-9
eBook Packages: Springer Book Archive