Abstract
Phase-locked Loops(PLLs) are a class of feedback systems with wide range of applications. A PLL in its entirety can be viewed as a closed-loop servosystem, comprised of three major functional subsystems; 1) Phase detectors, 2) Loop filters and 3) Voltage/Current controlled oscillators. The overall characteristics of the phase-locked loop are dependent on the realization of individual subsystems which have mixed analog-digital implementations. In simulating a PLL, one has to deal with the mixed-signal nature of most implementations, as well as the problem of simulating the PLL over a large number of signal cycles. Long simulation run times plague the simulation of a PLL using a conventional simulator, sometimes making such simulation impractical. In the methodology described in this paper, these drawbacks are overcome by the use of behavioral models and a mixed-signal simulation platform. This paper presents a general mixed-mode behavioral simulation methodology and the derivation of behavioral simulation models for various kinds of PLLs. The top-down and bottom-up modeling paradigms are illustrated through the use of examples of actual PLL designs. The simulation models are generated for the AT&T Bell Laboratories mixed analog-digital simulator, ATTSLM.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
E. L. Acuna, J. P. Dervenis, A. J. Pagones, F. L. Yang and R. A. Saleh, “Simulation techniques for mixed analog/digital circuits.” IEEE Journal of Solid-State Circuits 25(2) pp. 353–362, April 1990.
ATTSIM Team, “The ABCDL: a robust environment for analog circuit behavioral modeling.” AT&T Bell Laboratories internal technical memorandum, March 1991.
B. A. A. Antao and F. M. El-Turky, “Automatic analog model generation for behavioral simulation.” IEEE Custom Integrated Circuits Conference May, 1992.
R. E. Best, Phase-Locked Loops: Theory, Design and Applications. McGraw-Hill Book Co.: NY, 1984.
G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, “Macromodeling of integrated circuit operational amplifiers.” IEEE Journal of Solid-State Circuits SC-9(6) pp. 353–364, December 1974.
S. Can, and Y. E. Sahinkaya, “Modeling and simulation of an analog charge-pump phase locked loop.”Simulation 50, pp. 155–160, April 1988.
R. Chadha, C. Visweswariah, and C. Chen, “M3-A multilevel mixed-mode mixed AID simulator.” IEEE Transactions on Computer-Aided Design 11(5) pp. 575–584, May 1992.
B. R. Chawla, H. K. Gummel, P. Kozak, “MOTIS-A MOS timing simulator.” IEEE Trans, on Circuits and Systems cas-22(12) pp. 901–910, December 1975.
C. T. Chen, Linear System Theory and Design. Holt, Rinehart and Winston Inc.: NY, 1984.
C. M. Chie and W. C. Lindsey, “Phase-locked loops: Applications, performance measures and summary of results,” in Phase-Locked Loops. W. C. Lindsey and C. M. Chie eds, IEEE Press: NY, 1986.
L. O. Chua and A. Deng, “Canonical piecewise-linear modeling.” IEEE Transactions on circuits and systems CAS-33(5) pp. 511–525, May 1986.
J. A. Connelley and P. Choi, Macromodeling with SPICE. Prentice-Hall Inc.: NJ, 1992.
F. M. Gardner, Phaselock Techniques. John Wiley & Sons Inc.: NY, 1979.
F. M. Gardner, “Charge-pump phase-lock loops.” IEEE Transactions on Communications COM-28, pp. 1849–1858, Nov. 1980.
I. E. Getreu, “Behavioral modeling of analog blocks using the SABER simulator,” in Proc. of Midwest Symposium on Circuits and Systems, August 1989, pp. 977–980.
B. Gilbert, “A precise four-quadrant multiplier with sub-nanosecond response.” IEEE Journal of Solid-State Circuits sc-3(4), December 1968.
P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits. John Wiley & Sons: New York, 1984.
S. C. Gupta, “Phase-locked loops,” in Proceedings of the IEEE 63(2), Feb. 1975, pp. 291–306.
B.W. Kernighan and D. M. Ritchie, The C Programming Language. Prentice-Hall Inc.: NJ, 1978.
J. M. Khoury, “Design of a 15-Mhz CMOS continuous-time filter with on-chip tuning.” IEEE Journal of Solid-State Circuits 26(12) pp. 1988–1997, December 1991.
R. H. Leonowich, “A high speed, wide tuning range, monolithic CMOS voltage controlled oscillator utilizing coupled ring oscillators,” AT&T Bell Laboratories internal design document, in preparation.
W C. Lindsey and C. M. Chie, “A survey of digital phase-locked loops,” in Proceedings of the IEEE 69(4) pp. 410–31, April 1981.
W C. Lindsey and C. M. Chie, Phase-Locked Lops. IEEE Press: NY, 1986.
E. Liu, A. L. Sangiovanni-Vincentelli, G. Gielen and P. R. Gray, “A behavioral representation for nyquist rate A/D converters,” in Proceedings of the ICCAD, 1991, pp. 386–389.
E. Liu and A. L. Sangiovanni-Vincentelli, “Behavioral representations for VCO and detectors in Phase-Lock systems.” IEEE Custom Integrated Circuits Conference, May 1992.
V. Manassewitsch, Frequency Synthesizers: Theory and Design, 3rd edition, John Wiley & Sons Inc.: New York, 1987.
H. Meyr and L. Popken, “Phase acquisition statistics for phase-locked loops.” IEEE Transactions on Communications COM-28, pp. 1365–1372, Aug. 1980.
Motorola Inc., MECL Device Data book, section 7, 1985.
L. W. Nagel, “ADVICE for circuit simulation,” in Proceedings International Symposium on Circuits and Systems, 1980.
L. W. Nagel, SPICE2: A Computer Program to Simulate Semiconductor Circuits. University of California, Berkeley, Memorandum no. UCB/ERL M520, May 1975.
J. F. Oberst, “Generalized phase comparators for improved phase-locked loop acquisition.” IEEE Transactions on Communication Technology COM-19(6) pp. 1142–1148, December 1971.
J. G. Reid, Linear System Fundamentals: Continuous and Discrete, Classic and Modern. McGraw Hill Publishing Company: NY, 1983.
K. A. Sakallah and S. W Director, “SAMSON2: An event driven VLSI circuit simulator.” IEEE Transactions on Computer-Aided Design CAD-4(4) pp. 668–684, October 1985.
R. A. Saleh, D. L. Rhodes, E. Christen and B. A. A. Antao, “Analog hardware description languages.” IEEE Custom Integrated Circuits Conference, May 1994.
R. Shariatdoust et. al., “A low jitter 5MHz to 180MHz clock synthesizer for video graphics,” in Proceedings of the IEEE Custom Integrated Circuits Conference (CICC), May 1992, pp. 24.2.1–24.2.5.
M. Sitkowski, “The macro modeling of phase-locked loops for the SPICE simulator.” IEEE Circuits and Devices, pp. 11–15, March 1991.
C. Visweswariah and R. A. Rohrer, “Piecewise approximate circuit simulation.” IEEE Transactions on Computer Aided Design 10(7) pp. 861–870, July 1991.
K. M. Ware, H. S. Lee and C. G. Sodini, “A 200-Mhz CMOS phase-locked loop with dual phase detectors,” IEEE Journal of Solid-state Circuits 24(6) pp. 1560–1568, December 1989.
D. H. Wolaver, Phase-Locked Loop Circuit Design. Prentice Hall Inc.: NJ, 1991.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1996 Kluwer Academic Publishers, Boston
About this chapter
Cite this chapter
Antao, B.A.A., El-Turky, F.M., Leonowich, R.H. (1996). Behavioral Modeling Phase-locked Loops for Mixed-Mode Simulation. In: Antao, B. (eds) Modeling and Simulation of Mixed Analog-Digital Systems. The Kluwer International Series in Engineering and Computer Science, vol 364. Springer, Boston, MA. https://doi.org/10.1007/978-1-4613-1405-9_4
Download citation
DOI: https://doi.org/10.1007/978-1-4613-1405-9_4
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4612-8609-7
Online ISBN: 978-1-4613-1405-9
eBook Packages: Springer Book Archive