Skip to main content

Abstract

The goal of this research has been to create algorithms to synthesize power distribution suitable for the analog portions of analog and mixed-signal ASICs. In the course of the preceding chapters, we identified the need for such algorithms to automate the design of analog power distribution. Then, given the lack of any existing analog or digital power distribution synthesis methods, we framed analog design concerns in the context of previous power bus synthesis methods and found substantial physical design, optimization, electrical modeling, and electrical evaluation deficiencies. Next, we formulated new algorithms to address these deficiencies and demonstrated their effectiveness via a software implementation called RAIL. The goal of this book has been to collect and clarify the nuances and subtleties of mixed-signal power distribution design, present them in a coherent way, and describe a complete synthesis strategy to attack these important problems. We hope that have made the book accessible to both the designers who face these power distribution problems in real life, and to CAD tool developers who must implement RAIL-like strategies to improve the productivity of these designers and the likelihood of first-silicon success of these very challenging designs. In this chapter, we summarize our work, highlight the contributions of our research, and outline future directions that we project in this research area.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. B. R. Stanisic, R. A. Rutenbar, and L. R. Carley, “Power Distribution Synthesis for Analog and Mixed-Signal ASICs in RAIL,” In Proceedings IEEE Custom Integrated Circuit Conference, pp. 17.4.1–17.4.5, May 1993.

    Google Scholar 

  2. B. R. Stanisic, R. A. Rutenbar, and L. R. Carley, “Mixed-Signal Noise-Decoupling via Simultaneous Power Distribution Design and Cell Customization in RAIL,” In Proceedings IEEE Custom Integrated Circuit Conference, pp. 533–536, May 1994.

    Google Scholar 

  3. B. Stanisic, N. Verghese, R. Rutenbar, L. R. Carley, and D. Allstot, “Addressing Substrate Coupling in Mixed-Mode IC’s: Simulation and Power Distribution Synthesis”, IEEE Journal of Solid-State Circuits, Vol. 29, No. 3, pp. 226–238, March 1994.

    Article  Google Scholar 

  4. B. R. Stanisic, R. A. Rutenbar, and L. R. Carley, “Addressing Noise Decoupling in Mixed-Signal IC’s: Power Distribution Design and Cell Customization,” In IEEE Journal of Solid-State Circuits, pp. 321–326, Vol. 30 No. 3, March 1995.

    Google Scholar 

  5. A. Vittal and M. Marek-Sadowska, “Power Distribution Topology Design”, In Proceedings 32nd Design Automation Conference, pp. 503–507, June 1995.

    Chapter  Google Scholar 

  6. W. S. Song, L. A. Glasser, “Power Distribution Techniques”, IEEE Journal of Solid-State Circuits, Vol. SC-21, pp. 150–156, February 1986.

    Article  Google Scholar 

  7. J. Hall, D. Hocevar, et al., “SPIDER-A CAD System for Modeling VLSI Metallization Patterns”, IEEE Transactions on Computer-Aided Design, Vol. 6, No. 6, pp. 1023–1031, November 1987.

    Article  Google Scholar 

  8. P. Feldmann and R. Freund, “Reduced-Order Modeling of Large Linear Subcircuits via a Block Lanzcos Algorithm”, In Proceedings 32nd Design Automation Conference, pp. 474–479, June 1995.

    Chapter  Google Scholar 

  9. N. Verghese and D. Allstot, “SUBTRACT: A Program for the Efficient Evaluation of Substrate Parasitics in Integrated Circuits”, In Proceedings International Conference on Computer-Aided-Design, pp. 194–198, November 1995.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 1996 Kluwer Academic Publishers

About this chapter

Cite this chapter

Stanisic, B.R., Rutenbar, R.A., Carley, L.R. (1996). Conclusions. In: Synthesis of Power Distribution to Manage Signal Integrity in Mixed-Signal ICs. Springer, Boston, MA. https://doi.org/10.1007/978-1-4613-1399-1_6

Download citation

  • DOI: https://doi.org/10.1007/978-1-4613-1399-1_6

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4612-8606-6

  • Online ISBN: 978-1-4613-1399-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics