Abstract
In the previous chapter, we pointed out the lack of power distribution synthesis methods and summarized several shortcomings in previous power bus synthesis approaches. This chapter presents a new approach to synthesize power distribution and to alleviate many of these shortcomings. We describe our new optimization-based strategy which consists of physical design, optimization, electrical modeling, and electrical evaluation components. Specifically, this chapter formulates the physical design and optimization aspects of power distribution synthesis, but only incorporates high-level electrical modeling and electrical evaluation into this strategy. We postpone describing in detail the incorporation of all the electrical aspects until the next chapter. We begin by extending the work previously described in the macro-2D custom design style, and focus on creating new synthesis strategies to handle analog power distribution concerns. We discuss our design style selection and illustrate its generality. We discuss our design objectives and new formulations for power bus topology selection and sizing. We describe the algorithms to synthesize the power I/O cell assignment and power bus topology and sizing, all simultaneously. Next, we formulate the simultaneous power bus synthesis and power I/O cell assignment problem and describe why we chose simulated annealing optimization. We review simulated annealing and then describe our specific annealing formulation for the power distribution synthesis problem.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
H-J. Rothermel and D. A. Mlynski, “Computation of Power Supply Nets in VLSI Layout”, In Proceedings 18th Design Automation Conference, pp. 37–42, June 1981.
R. Kolla, “A Dynamic Programming Approach to the Power Supply Net Sizing Problem”, In Proceedings European Design Automation Conference, pp. 600–604, March 1990.
S. Chowdhury, “An Automated Design of Minimum-Area IC Power/Ground Nets”, In Proceedings 24th Design Automation Conference, pp. 223–229, June 1987.
A. M. Patel, N. L. Soong, R. K. Korn, “Hierarchical VLSI Routing-An Approximate Routing Procedure”, IEEE Transactions on Computer-Aided Design, Vol. CAD-4, No. 2, pp. 121–126, April, 1985.
L. D. Smith, et al., “A CMOS-Based Analog Standard Cell Product Family”, IEEE Journal of Solid-State Circuits, Vol. 24, No. 2, pp. 370–379, April 1989.
B. R. Stanisic, R. A. Rutenbar, and L. R. Carley, “Power Distribution Synthesis for Analog and Mixed-Signal ASICs in RAIL,” In Proceedings IEEE Custom Integrated Circuit Conference, pp. 17.4.1–17.4.5, May 1993.
B. R. Stanisic, R. A. Rutenbar, and L. R. Carley, “Addressing Noise Decoupling in Mixed-Signal IC’s: Power Distribution Design and Cell Customization,” In IEEE Journal of Solid-State Circuits, pp. 321–326, Vol. 30 No. 3, March 1995.
“The Advanced Statistical Analysis Program (ASTAP)”, program reference manual, program No. 5796-PBH, document No. SH20–118–0, International Business Machines, Armonk NY, 1973.
D. K. Su, M. Loinaz, S. Masui, and B. Wooley, “Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits”, IEEE Journal of Solid-State Circuits, Vol. 28, No. 4, pp. 420–430, April 1993.
T. Mitsuhashi and E. Kuh, “Power and Ground Network Topology Optimization for Cell Based VLSIs”, In Proceedings 29th Design Automation Conference, pp. 524–529, June 1992.
P. Gill, W. Murray, and M. Wright, Practical Optimization, in Chapter 7, “Modelling”, pp. 281–285, Harcourt, Brace, and Jovanovic Publishers, New York NY, 1981.
P. Gill, W. Murray, M. Saunders, and M. Wright, “A User’s Guide for NPSOL (Version 4.0), A Fortran Package for Nonlinear Programming”, Tech Report SOL-86–2, Systems Optimization Laboratory, Department of Operation s Research, Stanford University, Stanford CA, January 1986.
S. L. Richter and R. A. DeCarlo, “Continuation Methods: Theory and Applications,” IEEE Transactions on Circuits and Systems, vol. CAS-30, pp. 347–352, June 1983.
J. Holland, “Genetic Algorithms”, Scientific American, Vol. 7, pp. 66–72, July 1992.
D. E. Goldberg, “Genetic Algorithms in Search, Optimization and Machine Learning”, Massachusetts: Addison-Wesley, 1989.
S. Kirkpatrick, D. Gelatt, and M. Vecchi, “Optimization by Simulated Annealing”, Science, 220, 1983.
L. Trajkovic, R. Melville, and S. Fang, “Passivity and no-gain properties establish global convergence of a homotopy method for DC operating points,” In Proceedings International Symposium on Circuits and Systems, pp. 914–917, May 1990.
G. Bilbro and W. Snyder, “Optimization of functions with many minima”, IEEE Transactions on Systems, Manufacturing, and Cybernetics, in press.
D. Vanderbilt and G. Louie, “A Monte Carlo simulated annealing approach to optimization over continuous variables”, Journal of Computer Physics, vol. 36, 1984.
J. Cohoon, et al., “Distributed Genetic Algorithms for the Floorplan Design Problem”, IEEE Transactions on Computer-Aided Design, Vol. 10, No. 4, pp. 483–492, April 1991.
R. Kling and P. Banerjee, “Empirical and Theoretical Studies to the Simulated Evolution Method Applied to Standard Cell Placement”, IEEE Transactions on Computer-Aided Design, Vol. 10, No. 10, pp. 1303–1315, October 1991.
C. Sechen and A. Sangiovanni-Vincentelli, “The Timber Wolfe Placement and Routing Package”, IEEE Journal of Solid-State Circuits, Vol. 20, No. 2, pp. 510–522, April 1985.
J. Cohn, D. Garrod, R. Rutenbar, and L. Carley, “KOAN/ANAGRAM II: New Tools for Device-Level Analog Placement and Routing”, IEEE Journal of Solid-State Circuits, Vol. 26, No. 3, pp. 330–342, March 1991.
S. Mitra, S. Nag, R. Rutenbar, and L. Carley, “System-level Routing of Mixed-Signal ASICs in WREN”, In Proceedings IEEE International Conference on Computer-Aided Design, pp. 394–399, November 1992.
R. Rutenbar, “Simulated Annealing Algorithms: An Overview”, IEEE Circuits and Systems Magazine, 5(2), pp. 19–26, January 1989.
N. Metropolis, A. Rosenbluth, E. Teller, and A. Teller, “Equation of state calculations by Fast Computing Machines”, Journal of Chemical Physics, vol. 21, no. 6, June 1953.
S. Hustin and A. Sangiovanni-Vincentelli, “TIM, a new standard cell placement program based on simulated annealing algorithm”, presented at the IEEE Physical Design Workshop on Placement and Floor planning, Hilton Head, SC, April 1987.
S. White, “Concepts of Scale in Simulated Annealing”, In Proceedings IEEE International Conference on Computer Design, 1984.
M. Huang, F. Romeo, A. Sangiovanni-Vincentelli, “An Efficient General Cooling Schedule for Simulated Annealing”, In Proceedings International Conference on Computer-Aided Design, pp. 381–384, November 1986.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1996 Kluwer Academic Publishers
About this chapter
Cite this chapter
Stanisic, B.R., Rutenbar, R.A., Carley, L.R. (1996). Physical Design and Optimization. In: Synthesis of Power Distribution to Manage Signal Integrity in Mixed-Signal ICs. Springer, Boston, MA. https://doi.org/10.1007/978-1-4613-1399-1_3
Download citation
DOI: https://doi.org/10.1007/978-1-4613-1399-1_3
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4612-8606-6
Online ISBN: 978-1-4613-1399-1
eBook Packages: Springer Book Archive