Skip to main content

Computational Metrics and Fundamental Limits for Parallel Architectures a Survey of Pertinent Research

  • Chapter
  • 46 Accesses

Part of the book series: Frontiers of Computing Systems Research ((FCSR,volume 1))

Abstract

Computational metrics and fundamental limits from several relevant theories are outlined as quantitative measures and target goals for parallel architectures. Theory outlines are given for Lipovsky and Malek’s “physics” of parallel computation, basic graph theory, VLSI complexity theory (abstracted from Ullman’s text, with extensions for interconnection networks by Snir, and for parallel architectures by the author), communication “field theory”, Cohn et al.’s uniform bounds on parallel computation, Cvetanovic’s analysis of application parallelism, and a composite analysis of the “inductiveness” of parallel applications executing on parallel architectures. Terminology is intentionally intermingled to facilitate comparison of concepts. Apparent joint conclusions of several of the theories supports the existence of scalable parallel architectures with O(n) speedup (where n is the number of processors) and O(n −1/2) or O(n −1/3) efficiency for sufficiently parallel problems and using conventional technology. While better technology may offer constant factor improvements, it cannot do asymptotically better than this. Also it is shown that parallel architectures can saturate, or worse, “thrash” on certain classes of applications, and that careful mappings of applications onto parallel systems is necessary in many cases to take advantage of communications locality. This study addresses only theoretical aspects of parallel architecture, and practical issues of pro-grammability or suitability for particular purposes are not considered.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. G. Bilardi, M. Pracchi, and F.P. Preparata, A critique and an appraisal of VLSI models of computation, in Kung, Sproull, and Steele (eds.), VLSI Systems and Computations, Computer Science Press, 1981, pp. 81–8.

    Google Scholar 

  2. L. Cohn, H. Sullivan, T. Bashkow, and T. Mankovich, Uniform bounds on efficient parallel execution time and speedup, MCC-PP Tech. Rpt., Dec. 11, 1984.

    Google Scholar 

  3. Z. Cvetanovic, The effects of problem partitioning, allocation, and granularity on the performance of multiple-processor systems, IEEE Trans. Comput., vol. C-36, no. 4, pp. 421–32 (April 1987).

    Google Scholar 

  4. M.A. Fiol, J.L.A. Yerba, and I.A. de Miquel, Line digraph iterations and the (d, k) digraph problem, IEEE Trans. Comput., vol. C-33, no. 5, pp. 400–3 (May 1984).

    Article  Google Scholar 

  5. L.A. Glasser and C.A. Zukowski, Continuous models for communication density constraints on multiprocessor performance, IEEE Trans. Comput., vol. 37, no. 6, pp. 652–6 (June 1988).

    Article  Google Scholar 

  6. R.L. Graham, Bounds on multiprocessing timing anomalies, SIAM J. App. Math., vol. 17, no. 2, pp. 416–29.

    Google Scholar 

  7. D. L. Eager, J. Zahorjan and E. D. Lazowska, Speedup vs efficiency in parallel systems, IEEE Trans. Computers, vol. 38 (3), March 1989, pp. 408–423.

    Article  Google Scholar 

  8. F. Harary, Graph Theory, Addison-Wesley Publ. Co., 1969.

    Google Scholar 

  9. A.C. Hartmann, Computational metrics and fundamental limits for parallel architectures, MCC Tech. Rpt. No. PP-095-85, Rev. 2, Microelectronics and Computer Technology Corp., Austin, Texas (Oct. 1987).

    Google Scholar 

  10. A.C. Hartmann and J.D. Ullman, Model categories for theories of parallel systems, in Parallel Computing—Theory and Comparisons, by G.J. Lipovski and M. Malek, John Wiley & Sons, 1987.

    Google Scholar 

  11. G.J. Lipovski and M. Malek, Parallel Computing—Theory and Comparisons, John Wiley & Sons, 1987.

    Google Scholar 

  12. M. Snir, Lower bounds on VLSI implementations of communication networks, Ultracomputer Note No. 29, Courant Inst., N.Y.U., May, 1981.

    Google Scholar 

  13. J.D. Ullman, Computational Aspects of VLSI, Computer Science Press, 1984.

    MATH  Google Scholar 

  14. L.G. Valiant, A scheme for fast parallel communication, SIAM J. Computing, vol. 11, no. 2, pp. 350–61.

    Google Scholar 

  15. D. Vrsalovic, E.F. Gehringer, Z.Z. Segall, and D.P. Siewiorek, The influence of parallel decomposition strategies on the performance of multiprocessor systems, in Proc. 12th Ann. Int. Symp. Comput. Architect., Boston, MA, IEEE Computer Society and ACM, June, 1985, pp. 396–405.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1990 Plenum Press, New York

About this chapter

Cite this chapter

Hartmann, A.C. (1990). Computational Metrics and Fundamental Limits for Parallel Architectures a Survey of Pertinent Research. In: Tewksbury, S.K. (eds) Frontiers of Computing Systems Research. Frontiers of Computing Systems Research, vol 1. Springer, Boston, MA. https://doi.org/10.1007/978-1-4613-0633-7_7

Download citation

  • DOI: https://doi.org/10.1007/978-1-4613-0633-7_7

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4612-7902-0

  • Online ISBN: 978-1-4613-0633-7

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics