The Limitations to Delay-Insensitivity in Asynchronous Circuits

  • Alain J. Martin
Part of the Texts and Monographs in Computer Science book series (MCS)


Asynchronous techniques —that is, techniques that do not use clocks to implement sequencing— are currently attracting considerable interest for digital VLSI circuit design, in particular when the circuits produced are delay-insensitive (DI). A digital circuit is DI when its correct operation is independent of the delays in operators and in the wires connecting the operators, except that the delays are finite and positive.


Partial Order Successor Relation Storage Element Defense Advance Research Project Agency Projection Theorem 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Springer-Verlag New York, Inc. 1990

Authors and Affiliations

  • Alain J. Martin
    • 1
  1. 1.Department of Computer ScienceCalifornia Institute of TechnologyPasadenaUSA

Personalised recommendations