Design Methodology for VLSI Implementation of Image and Video Coding Algorithms — A Case Study

  • Javier Bracamonte
  • Michael Ansorge
  • Fausto Pellandini


In this chapter a methodology for the design of VLSI circuits for image and video coding applications is presented. In each section a different phase of the design procedure is discussed, along with a description of the involved software environments. An example of an area efficient single-chip implementation of a JPEG coder is presented to illustrate the methodology.


Discrete Cosine Transform Video Code Discrete Cosine Transform Coefficient Joint Photographic Expert Group VLSI Architecture 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    R. C. Gonzalez and R. E. Woods, “Digital Image Processing”, Addison-Wesley, Reading, MA, USA, 1992.Google Scholar
  2. [2]
    M. Rabbani and P.W. Jones, “Digital Image Compression Techniques”, Vol. TT 7, SPIE Optical Engineering Press, Bellingham, WA, USA, 1991.CrossRefGoogle Scholar
  3. [3]
    M. Kunt, G. Granlund and M. Kocher, “Traitement Numérique des Images”, Presses Polytechniques et Universitaires Romandes, Collection Electricité, Traitement de l’Information, Vol. 2, Lausanne, Switzerland, 1993. (In French).Google Scholar
  4. [4]
    Philips, TriMedia VLIW-Based PCI Multimedia Processor System (TriMedia White Paper), 1995.Google Scholar
  5. [5]
    Texas Instruments, TMS320C8x, Technical Documentation, 1995.Google Scholar
  6. [6]
    W.B. Pennebaker and J.L. Mitchell, “JPEG Still Image Data Compression Standard”, Van Nostrand Reinhold, New York, NY, USA, 1993.Google Scholar
  7. [7]
    K. R. Rao, and P. Yip, “Discrete Cosine Transform: Algorithms, Advantages, Applications”, Academic Press, Boston, MA, USA, 1990.Google Scholar
  8. [8]
    V. Bhaskaran and K. Konstantinides, “Image and Video Compression Standards. Algorithms and Architectures”, Kluwer Academic Publishers, Boston, MA, USA, 1995.Google Scholar
  9. [9]
    J. Bracamonte, “A high and bit-true level implementation of the baseline JPEG image compression algorithm”, Internal Report IMT, Institute of Microtechnology, University of Neuchâtel, Switzerland, 1996.Google Scholar
  10. [10]
    D. Rasure, D. Arguiro, T. Sauer and C. William, “A visual language and software development environment for image processing”, Int’l J. of Imaging Systems and Technology, Vol. 2, 1990, pp. 183–199.CrossRefGoogle Scholar
  11. [11]
    ITU-T Recommendation T.81 “Digital compression and coding of continuous-tone still images”, September, 1992.Google Scholar
  12. [12]
    Khoral Research, Inc., Khoros Programmer’s Manual, 1995.Google Scholar
  13. [13]
    R. I. Hartley and K. K. Parhi, “Digit-Serial Computation”, Kluwer Academic Publishers, Boston, MA, USA, 1995.Google Scholar
  14. [14]
    P. Denyer and D. Renshaw, “VLSI Signal Processing: A Bit-serial Approach”, Addison-Wesley, VLSI System Series, 1985.Google Scholar
  15. [15]
    A. Peled and B. Liu, “A new hardware realization of digital filters”, IEEE Trans. on Acoustics,Speech, and Signal Processing, Vol. ASSP-22, No. 6, Dec. 1974, pp. 456–462.CrossRefGoogle Scholar
  16. [16]
    U. Sjöström, “On the design and implementation of DSP algorithms: An approach using wave digital state-space filters and distributed arithmetic”,Ph.D. Thesis, University of Neuchâtel, Switzerland, 1993.Google Scholar
  17. [17]
    S-M. Lei and M-T. Sun, “An entropy coding system for digital HDTV applications”, IEEE Trans. on Circuits and Systems for Video Technology, Vol. 1, No. 1, March, 1991, pp. 147–155.CrossRefGoogle Scholar
  18. [18]
    S. G. Smith and P. B. Denyer, “Serial-Data Computation”, Kluwer Academic Publisher, Boston, MA, USA, 1988.Google Scholar
  19. [19]
    COMPASS Design Automation, Inc.: Manuals, COMPASS, San Jose, CA, USA, 1993.Google Scholar
  20. [20]
    C. Henny, “A VLSI implementation of a Huffman Coder”, Diploma Project, University of Neuchâtel, Switzerland, August, 1995.Google Scholar
  21. [21]
    N. Weste and K. Eshraghian. “Principles of CMOS VLSI design: A Systems Perspective”,Addison-Wesley, VLSI System Series, 2nd Edition, 1993.Google Scholar
  22. [22]
    ITU-T Recommendation 11.261 “Video codec for audiovisual services at p x 64 kbits”, March, 1993.Google Scholar
  23. [23]
    J. Bracamonte, M. Ansorge and F. Pellandini. “VLSI systems for image compression. A power-consumption/image-resolution trade-off approach”, Proc. Conf. on Digital Compression Technologies & Systems for Video Communications,Berlin, Germany, Oct. 7–11, 1996.Google Scholar
  24. [24]
    ISO/IEC JTC1 CD 11172, “Coding of moving pictures and associated audio for digital storage media up to 1.5 Mbits/s”, International Organization for Standardization (ISO), 1992.Google Scholar
  25. [25]
    ISO/IEC JTC1 CD 13818, “Generic coding of moving pictures and associated audio”, International Organization for Standardization (ISO), 1994.Google Scholar
  26. [26]
    J. Bracamonte, I. Defilippis, M. Ansorge and F. Pellandini. “Bit-serial parallel processing VLSI architecture for a block matching motion estimation algorithm”, Proc. of the International Picture Coding Symposium PCS’94, Sacramento, CA, USA, Sept. 21–23, 1994, pp. 22–25.Google Scholar

Copyright information

© Springer Science+Business Media New York 1997

Authors and Affiliations

  • Javier Bracamonte
  • Michael Ansorge
  • Fausto Pellandini

There are no affiliations available

Personalised recommendations